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SUMMARY - Multimode System 
I  
i' 
Recently the need for a multimode digital storage device has become 
I 
more and more pronounced. The uiiiization of such a system offers signifi - 
cant economic benefits to user groups by eliminating duplication of expensive 
components not compatible with al l  applications. Such a system has been 
designed, fabricoted and ifistal led at NASA Electronics Research Center, 
Cambridge, Massachusetts by Nuclear Data, Inc. It incorporates a 4096 
channel memory with 20 binary bit storage (1,048,575 counts), a 4 psec 
memory cycle time, 16 megahertz analog to digital converters and built i n  
arithmetic capability . 
# 
Display and data manipulation have been incorporated . 
which provide the latest in visual interpretation techniques. The analog to 
digital converters contain inputs for uni-polar and bi-polar pulses, coinci- 
dence and anti-coincidence inputs, D.C. or slowly varying A.C. signal 
ana lysis. 
These various input capabilities and data manipulation features were 
incorporated to facilitate the many input requirements as outlined later 
i n  this report. 
It i s  most strongly fe l t  that this portion of the system greatly exceeded 
the expectations and requirements outlined in  the contract. 
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A multimode system was designed and delivered to fu l f i l l  the 
first section of this contract. The deslgr! pc:cmeteis fo i  +lis device were 
established through the joint efforts of Nuclear Data, Inc. and the 
National Aeronautics and Space Administration. The primary obiective 
at  the conceptual level was to develop a digital storage device capable 
of performing both routine and complex experiments, ut i l iz ing the same 
instrument in various experimental endeavors. It was concluded that 
many areas of research, although unrelated, reqyired the use of similar 
counting and analysis systems and this served as the foundation on which 
the design was based. 
The research areas for which investigations were planned were 
listed and catagorized as a function of instrument utilization. The results 
of this listing were somewhat startling. I t  was determined that as many as 
ten areas of research can be served by one single instrument system result- 
ing in a considerable economy in terms of specialized instrumentction. The 
uti1 ization of this single instrument system covers the following research 
areas: 
, 1. Digital time of f l ight measurements 
in  the area of slow neutron energies. 
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2. Coincidence experiments, both of single . . .  
and. multi -dimensional nature. 
3'. Compatibility with a l l  nuclear radiation 
detectors and related detection systems. 
'4. Measuring m a s s  and velocity of simufated 
micro meteoroids . 
5 .  Measurements of time dependent de- excita- 
tion spectra of nuclear radiation from a 
standard source. 
6. Mossbauer effect analysis. 
7 .  Measurement of time dependent de-excita - 
tion spectra of electromagnetic radiation 
from excited atoms. 
I 
8 .  Measurement of spatial and time dependent 
distribution of temperature along one axis 
of a shock tube. 
9 .  Pulse width analysis - measurement of the 
total time a pulse exists above a pre-de- 
termined reference level. 
10. Pulse height vs time of f l ight - measuring 
both parameters of a fime dependent rela- 
tionship and storing this information in  a 
two dimensional matrix. 
Many more applications for such a system exist and are currently 
in use; however, a discussion of those applications i s  beyond the scope of 
this report. 
0 
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GENERAL INFORMATION - Multimode System 
~ 
The series 3300 analyzer system manufactured by Nuclear Data 
has the following advantages: 
It i s  modular (including circuit cards and mechanical assembly) 
and, therefore, can be tailored to the needs of researchers in  the nuclear, 
medical, and aerospace fields. Identical modules are used for a wide 
range of special-purpose data acquisition and processing systems. By 
substituting different modules, such variables as pats storage capacity and 
types of information input/output are easily changed. Modular construc- 
tion makes possible a system that expands from the two analog to digital 
converters provided to eight; from 4096 memory chcnnels to 16,384 
channels; from single or dual parameter real t ime totalizing to a delayed 
time totalizing buffer tape system handling eight dependent coincident para- 
meters, one, two, or three dependent parameters out of any total up to 
eight, eight independent parameters, four dual independent parameters of 
different count rates, or any other data source with comparable logic levels 
operating on the "ready-resume" data transmission concept. 
Detailed specifications covering the entire series 3300 systems 
are included in  Appendix V. 
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Note should be made of the following specifications which 
typify the engineering advancements made with this system and which 
contribute to i t s  f lexibi l i ty  and usefulness. 
1. Memory Cycle Time: 4 psec. This very fast memory storage 
time provides NASA with data acquisition rates unavailable in any 
other system. Due to reduced ,dead time, time related experiments can 
be performed faster and with greater precision. 
2. Analysis Capability: Multiple input independent, # and multiple 
input dependent experiments are roukine. Up to four independent, non- 
related inputs or two dependent inputs can be processed simultaneously. 
These inputs can originate in widely different detectors without varying 
the system operation. 
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3. Readout and Visual Presentation: Controls are provided to pre- 
sent memory data in three different display configurations: SI ice, contour, 
isometric. Additional display controls affect display angle, digital region 
Qj selection, analog region selection, area intensification, area blanking 
and expanded selectable area viewing (scanmaster). Digital memory 
readout i s  also under these controls. 
4. Patch programming: Any desired experimental configuration can 
be programed through the use of front panel patch plugs. 
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5 .  Readout device selection: Digital readout devices, analog 
recorders, or magnetic tape systems can be switch selected by front 
panel controls. A l l  circuitry for controlling digital and analog 
recorders i s  included. 
Because of this multimode system, the applications anticipated 
by NASA represent a small nuhber of the total experiments for which 
the series 3300 i s  currently being used. Assembling a l ist  of a l l  appli- 
cations i s  beyond the scope of this report but a rdpresentative l i s t  i s  
included in  the "INTRODUCTION - Multimode Systems". 
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SUMMARY - Time of Flight Systems 
Digital time of flight measurements have been accomplished for 
several years to determine the mass and velocity of both nuclear particles 
and microparticles. In general, these devices suffered from drawbacks 
which did not allow simple incorporation into a flexible m u l t i  mode 
system. In addition to these "interface" considerations, a basic design 
approach was desired which wbuld lend itself to digitizing speeds beyond 
the slow neutron region. This was considered to be essential to future 
experimental demands to easily facilitate high speed endeavors without 
fear of obsolescence and troublesome interfaces. 
Under this contract, a time of flight un i t  was designed to more than 
f i l l  these basic demands. This design can be used in areas where high 
digitizing rates are required without starting anew. The basic design in-  
corporates a time range (channel width) which is switch selectable in  ten (10) 
steps (Figure 1 ) .  The range is variable from 0.25 psec/channel to 128 ysec/ 
channel. T h e  t i m e  uncertainty (jitter) (3) per channel is greatly reduced 
through the use of a prescaler. The function of the prescaler is to divide the 
basic oscillator frequency of 32 megahertz to 4 megahertz by a binary factor. 
I 
(3) See Footnote Page 12 
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Time jitter i s  further reduced through the use of a double derandomizing 
circuit which i s  incorporated within the prescaler. In  essence the double 
derandomizer serves to insure starting and stopping the scaling of  the 
digital pulse train i n  synchronization with the pulse train itself. In other 
. 
j 
! 
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words, this device eliminates the uncertainty concerning the arrival of a 
start pulse with respect to  the pulse train. 
Time resolution has been improved by the incorporation of  a new 
technique which eliminates propagation time errors in the delay circuitry. 
This technique represents an important improvement over conventional 
c 
devices due to  the automatic correction for propagation time in the delay 
circuit. The primary effect created by propagation time i s  that the address 
register w i l l  not settle down sufficiently upon completion of delay to  allow 
acceptance of the next pulse. The next pulse is, of course, the first 
channel of data and must not be subjected to uncertainty. 
Another meaningful contributor t9 the fFexibiI i ty  of this instrument 
i s  i t s  A .E .C. modular construction. This insures cornpatability with other 
instrument manufacturers both mechanically and electronically. 
We feel our goals under this section of  the contract were lOO?h 
achieved and we also made a significant advance i n  the state-of-the-art. 
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INTRODUCTION - Time of Flight 
Digitc! mea;u;ement; of the f!ight t ime for nuclear pciiticles 
have been performed for m n y  years.. The measurement involves the 
gating of a crystal-controlled oscillator by the departure of a particle 
from a source (chopper) and the interaction of the particle within a 
detector. The total travel time along the fl ight path i s  determined 
by counting the number of oscillator pulses occuring during the inter- 
val between the departure and interaction of the particle. Various 
time of f l ight devices have been commercially available for some 
# 
time. Some of these devices suffered from drawbacks ranging from 
minor to severe. A partial list of these limitations i s  shown: 
1. Channel width selection: 7 or 8 selections. 
2. Total delay available: Limited to a maximum of 8192 channels; 
usually less. In some units, the delay was a multiple of the time range 
selected. 
3. Number of channels available: 1024 maximum. 
4. Time jitter: Typically large, due to small pre-scaling factor. 
5 .  Pulse width analysis: Not  available. 
6. . Fixed delay: inherent i n  all systems as a result of the use of the 
main scaler for delay scaling. The propagation time of the final pulse 
through the scaler introduced a fixed delay which must be normalized 
i n  data. 
9 
7. Interface & Packaging: Limited to use with one memory. 
a. Channel Profile: Usually poor. 
9.  Price: $5,000.00 to $65,000.00. The more expensive units 
normally require special memories. 
A research and development. effort was undertaken to eliminate 
as many of the above problem? as possible. Another guideline was to 
ut i l ize the basic design over a wide range of oscillator frequencies. This 
goal was established in  an effort to fu l f i l l  a l l  time of flight application by 
changing logic speed, thereby, uti l izing the same package for a l l  applica- 
tions. 
# 
As preliminary studies progressed, it became apparent that a trade- 
off of features was required due to interaction within the logic. In  
selecting the capabilities of the system, we hoc! to linit the choices to 
those features which did not conflict with the performance of others. For 
example, by ut i l iz ing the main scaler as a delay scaler, the delay range of 
the instrument increased which increased the fixed delay, thereby, solving 
one problem while aggravating another. Several similar approaches were 
tried with similar yesults. 
I 
Various approaches were attempted to solve secondary prablems; as 
10 
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in transfer techniques. One such technique i s  referred to as a "reading 
on the fly". In operation, the sequence i s  as follows: Upon the arrival 
of a detector pulse, the number i n  the register i s  transferred to the memory 
in a t ime shorter than the period of the oscillator. The register i s  not in- 
terrupted and continues to scale until the next event occurs. Events w i l l  
not be transferred i f  storage of  the previous event i s  s t i l l  under way. The 
shadow time 
vice. Unfortunately, this technique does not pr6ve to be practical from 
either an economic or engineering viewpoint. The transfer time becomes 
a function of the oscillator frequency which imposes extremely strict require- 
ments on the transfer process. To date, high speed transfers have proved to 
be unreliable at speeds beyond 250 nsec. As a result of these findings, this 
approach was abandoned. Our goal for a prototype to operate at a l l  
oscillator frequencies, greatly influenced this decision. 
(2) 
becomes equal to the memory cycle t ime of the storage de- 
The final design i s  based on the update scaler technique which 
eliminates the problems associated with ''on the f ly"  transfers but does 
introduce a "shadow". This technique i s  described below: 
0 
(2) Shadow: This  term refers to the t ime i n  which the t ime of flight 
module i s  unable to process data. A shadow occurs after every 
event and consists of transfer and storage t ime. 
1 1  
I 
THE TIME OF FLIGHT MODULE i 
i 
The time of flight module consists of six main sections a n d  a 
unique system for tying these together.  The oscil lator,  update  scaler,  
a n d  the tnain register a r e  found in all digital  t i m e  of flight units.  The  
unique aspects of the design a r e  found in  the d e l a y  scaler  and the double  
I 
derandomizer,  while  the final component, the pre-scaler may o r  may not 
be found in other  units. 
/- 
THE MAIN OSCILLATOR 
The main oscillator is a 32 megahertz crystal controlled oscil lator.  
4 
(see Figure 2). The  osc:llator is free running a n d  is gated randomly b y  the 
s ta r t  pulse. 32 megahertz was chosen to provide significant pre-scal ing 
thereby, direct ing pulses to the mcin scaler  which suffered from a minimum I 
of  iitter(3). The j i t ter  associated with this d e v i c e  is 1/64 psec maximum 
when operating in the 1/4 psec per channel  mode. The  frequency of the 
pulse t ra in  a s  i t  enters the main scaler is 4 megahertz. 
DOU BLE DE RAN DOM I ZE R 
The double  derandomizer (Figure 2) is used to improve the absolute 
t ime profile of the channe l .  Channel profile is required to be a s  good a s  
possible in a n y  digi t iz ing system to  insure the accuracy  of the measurement. 
(3) Time j i t ter  is normally defined as being the to ta l  t ime uncertainty in  
a n y  given measurement. Time j i t ter  is composed of start t ime errors 
a n d  stop t ime errors direct ly  and  internal delays indirectly.  To reduce 
t ime jitter, a high speed oscillator should be  used which is gated in to  
a prescaler . The prescaler divides this frequency to the desired range.  
When a start, pulse occurs, the most time uncertainty involved, is one 
high frequency pulse which is m m e  fraction of the  prescaler output or 
considerably less than one channel .  
I 
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In essence, channel profile i s  a determination of the absolute width of 
I 
any channel within the system. EaLh channel should be exactly 250 nsec 
wide (if that scale i s  chosen) and the center l ine from channel to channel 
must also be 250 nsec. Time jitter w i l l  influence channel profile. Double 
derandomization reduces the time jitter associated with the arrival of a 
start and stop signal with respect to the main oscillator period. Two things 
contribute to time jitter: (a) the error associated with the determination of 
a start signal (to) with respect to  the main oscillator 
associated with the determination of an event signal 
I 
and (b) the error 
(detected event) 
respect to the main oscillator. Assuming the main oscillator i s  stable 
with 
(in 
6 this case, approximate stability i s  1 part i n  10 ), these two factors are :he 
only influence on time jitter, ignoring secondary effects such as fixed delay, 
etc. In  any case, these two factors ccin only influence the first event 
detected when measurements are made without delay time. 
The term double derandomization i s  derived from two primary con- 
siderations (1) The start signal (to) and the oscillator pulse train must enable 
the electronic circuits through an "AND" Gate (2). The arrival of these two 
pulses trigger a pair of flip-flops which then insure absolute synchronization 
wi th the pulse train. In other words, the start signal can only satisfy the 
13 
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"AND" gate requirement when the oscillator i s  undergoing a positive 
excursion. This  insures a maximum delay i n  enabling, of one half cycle 
or 1/64 of a microsecond. After enabling has occured, the next 
oscillator pulse i s  used to direct the pulse train into .the pre-scaler. 
Double derandomization i s  derived from the use of two consecutive pulses 
to trigger the gaie to the pre-scaler. This insures absolute time synchroniza- 
tion i n  a l l  measurements due to accurate time reference with respect to to. 
The arrival of an event signal can occur a t  any time during one complete 
cycle, hence, a synchronized start i s  essential to eliminate errors at both 
l 
I 
I 
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ends of the measuremert. Care has been taken to gate at the 32 MHz input 
to the pre-scaler to avoid large uncertaintities i n  the start time. As the pre- 
scaler serves to reduce the frequency to 4 MHz, the greatest error which 
-1 
can occur i s  -1/32 psec or 1/8 channel. 
PRE-SCALER 
The function of the pre-scaler i s  to reduce the frequency from 32 
MHz to 4 MHz to increase accuracy i n  measurements and to reduce t ime 
litter. The pre-scaler i s  a 3 b i t  binary scaler, constructed of M. E.C.L. 
.. (4) 
(4) Motorola emitter coupled logic. 
14 
blocks, and is located i n  the circuit between the double derandomizer, 
the main oscillator, and the main scaler. With the Incerporation of the 
I 
divide by 8 pre-scaler, this module possesses the least time jitter o f  a l l  
units available. 
MAIN SCALER -. 
The ,main scaler contains 21 binary bits (see Figure 2) which provides 
the widest selectable time range of a l l  units available. A front panel 
switch allows selection of  channel width ranging,from 0.25 psec to  128 
psec in binary increments. Two other front panel switches affect the 
operation of  this scaler. The f i rs t  switch, channel width, determines the 
number of bits tc be used for dividing the 4 MHz pulse train by the proper 
factor to equal the channel width selected. The second switch determines 
the total number of bits used as a function of totai time range and memory 
size. 
Considering the 21 bits as lying i n  a row from lef t  to right, the bits 
0 are arranged i n  increasing weight from MS2 to MS220. I f  a 4096 channel 
memory i s  used, the maximum number of bits i s  12. The channel width 
15 
switch selects which b i t  i s  the one to be wired to the least significant 
bit  of the memory, while the range or memory size switch selects which 
scaler bit  represents the most significant bit of the memory. As the 
channel width i s  increased, the least significant bit selected moves 
from left  to right while as the memory size i s  decreased, the most signi- 
f icant bit  selected moves from right to left. The total number of bits 
selected can be extended to 13 or 14 i f  an 8192 or 16,384 channel 
memory i s  used. 
t 
THE UPDATE OR DEAD TIME SCALER 
The dead time scaler i s  a 7 bi t  binary scaler covering a select- 
able time range which i s  equal to 8, 16, or 32 channel widths. The 
purpose of this scaler i s  to correct the main scaler for the time i t  i s  
busy in transferring event informi ion to the nemory, and therefore, not 
able to keep track of time. At the exact instant an event signal occurs, 
the 4 MHz pulse train i s  gated off to the m i n  scaler and gated on to the 
update scaler. When the dead time selected has elapsed, the main scaler 
i s  updated equal to the content of the update scaler and the 4 MHz pulse 
train i s  gated back to the main scaler. The dead time provided insures 
compatibility with slower memory systems such'as computer systems and 
older equipment. 
16 
DELAY SCALER 
The purpose of the delay scaler i s  to provide selectable delays 
before the pulse train i s  directed to the main sculer. The delay scaler 
i s  located between the pre-scaler and the main scaler. The function of  
this scaler i s  to provide a delay i n  counting in  the main scaler unt i l  
some pre-set t ime has elapszd. An example might be i n  an experiment 
where 1/4 psec t ime widths wFre selected but the range of interest was 
longer than the total t ime available with the memory used. A delay of 
up to 99,990 channels can be selected to compensate for the memory 
size and unt i l  this delay time has elapsed, counting w i l l  not occur in  
the main scaler. 
I 
The delay scaler i s  a separate component, which i s  unique to 
time-of-flight units, and i s  a decimal device. Front panel switches 
allow selection of delays from 0 to 99,999 channels i n  increments of IO 
channels. A unique operating technique eliminates a l l  propagation delays 
which normally affect the main scaler. It does so i n  the following manner: 
Propagation delays are a result of the time required for a scaler to "carry" 
an event throughout the entire scaler and produce an output indicating this 
process has been completed. The delay time i s  a function of the length of 
the scaler and the circuitry used. Our circuit utilizes an innovabion in- 
corporating a ' 'set- tdpr inciple.  In this manner when a start puise i s  
17 
generated, the delay scaler i s  set to 10. This, of course, means that the 
delay scaler w i l l  stop 10 channels sooner than i t  should. The propagation 
I 
time to inform the circuitry that delay -10 has occured may be i n  the 
I 
order of 2 or 3 channels. At this Roint, the signal may be present 7 or 8 
I .  
channels before the real delay has occured. The output of the delay 
scaler i s  gated by the first decade of its scaler, however, resulting i n  the 
delay of the signal unti l the first decade carries a 10. This method corn- 
pletely eliminates propagation times and further improves the accuracy of 
the measurement. 
I 
OPERATION OF THE TIME OF 
FLIGHT UNIT 
The preceding discussion of the major components in this module 
demonstrates how many of the problems in  previous units have been eliminated. 
The only serious drawback not eliminated i s  the shadow time. The shadow 
results from the dead time associated with event storage. It can be re- 
ferred to as a pulse pair resolution. During the period of dead time, the time- 
of-flight unit cannot detect the arrival of another event resulting in  a blind 
period or shadow. 
When a start pulse arrives, i t  simultaneously resets the main scaler 
and up-date scaler, sets 10 in the delay scaler, and sets the double derandom- 
izer gate. The next clock pulse directs the synchronized pulse train to the 
18 
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main scaler o i  the delay scaler if a delay has been set. 
i s  set, the delay scaler i s  switched out and the pulse train i s  directed to the 
main scaler. The number of pulses required to equal one channel i s  determin- 
ed by the position of the front panel switch. If the scaler reaches the memory 
size selected before an event occurs, the scaler automatically resets and waits 
for the next start signal. I f  an event were to occur before :he delay time 
expired or before the pre-scaling was completed, this event would be ignored. 
I f  a delay of zero 
THE EVENT PULSE 
When an event pulse arrives after scaling has begun in  the main scaler, 
the pulse train i s  interrupted while storage occurs in the memory. The up- 
date scaler monitors time for i t s  pre-selected duration cjfter which the main 
scaler i s  updated and counting i s  resumed. This process i s  continued unti l 
the register overflows which causes an automatic reset and awaits the 
arrival of the next start pulse. 
STOP 
A stop signal aborts the run, clears a l l  scalers, inhibits transfer 
and awaits the next signal. 
19 
SINGLE PARTICLE ANALYSIS 
In  this mode, the time-of-flight module stops after an event 
signal i s  transferred to the memory and awaits another start signal. 
PULSE WIDTH ANALYSIS 
This mode of operation i s  used to determine the length of time 
a pulse exists above a predetermined value. The signal to be measured 
i s  connected to the start input. The leadii 
rise above baseline, acts as a start signal. 
until the trailing edge or i t s  decay to base 
CJ edge of the pulse, or i t s  
The scaler continues to count 
# 
ine occurs, and counting i s  
stopped, The leading edge acts as a start pulse while the trailing edge 
acts as the event pulse. Reset i s  automatic upon the arrival of the next 
pulse. 
PACKAGING FLEX1 BlilTY 
Construction of this unit i s  almost exclusively of integrated cir- 
cuits. The components are mounted on plug-in cards and packaged in 
N IM -NASA standard modules. Voltage levels were standardized in  
agreement with the AEC Committee Report TID-20893. 
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EXPERiMENikL FLEXiBILlTY 
This module is designed to plug-in the data acquisition section 
of the multimode system. It can be used independently or in conjunction 
with other multimode modules. Experiments of single parameter or 
N-parameter can be performed without circuit modification. It can be 
used with other time of flight modules or an analog to digital converter 
in  multi-parameter experiments. Two time of flight units can be used 
simultaneously with external logic, to eliminate shadow areas or to in-  
crease the range. Several units can be used to provide several windows. 
CON CLU SlON 
The  results of research and  development work on the time of 
flight unit exceeded our most optimistic goals. T h e  module can satisfy 
experimentalists in  several fields. It can be built for $2500.00. 
Future work in the time of flight area would be limited to a de- 
sign of a unit using faster logic to obtain increased resolution. 
A prototype time of flight unit will be provided NASA for ex- 
tended evaluation. 
0 
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SUMMARY - COIdlCIDENSE SYSTEMS 
I 
I 
Coincidence experiments are increasing i n  importance i n  experimental . 
endeavors ranging from nuclear structure studies to determination of 
elemental composition of materials. The wide variety of detectors and 
coincidence time requirements encountered i n  these experiments meant a 
sizable investment i n  equipment to meet the electronic demands of the 
- 
individual experimenter. Due to  the large assortment of devices neces- 
sary to perform typical experiments of this nature, the experimenter was 
forced to pay relatively high prices for each module because the econo- 
mic benefit derived from high volume production was totally lacking. 
Improvements in both commercially available components and circuit 
design indicated that a consolidation of functions i n  the components of 
the system might contribute to higher volumn production and lower overall 
cost. An attempt was made to reduce the cost of coincidence systems while 
simultaneously improving the operation and performance characteristics of 
the individual system components. This contract provided for studies of 
this nature to be carried out. 
fier, amplifier, t ime pick off/delay module, fast coincidence gate module 
As a result of this work, a new pre-ampli- 
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and power supply were designed. The modules were designed to 
comprise a versatile coincidence system applicable i n  all areas of coin- 
cidence counting experiments. 
The primary motivation behind the pre-amplifier design was to pro- 
duce a pre-amplifier which would be compatible with any detector. This 
eliminates the necessity for a pre-amplifier performing a sirlgle role i n  an 
overall counting system. The results of this design were very impressive; 
not only i s  the preamplifier compatible with al l  types of detector, but the 
# 
low noise characteristics of the device make i t  very desirable in the most 
sophisticated high resolution counting system. The amplifier, Ii ke the pre- 
amplifier, proved to be beyond design expectations and in recent studies 
contributed the least distortion and noise contribution of any amplifier 
tested. The combination of the pre-amplifier and ampllfier where pre-ampli- 
f ier  power is provided by the amplifier, i s  ideally suited for high resolution 
studies with or without coincidence operation. These two devices appear to 
be significantly better than those previously available i n  the same price 
region. 
The time pick off/deIay module design incorporates operational features 
superior to existing units, allows a reduced selling price, and provides a 
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var i ab le  d e l a y  for de t ec to r  system time matching. In genercl i  the test 
results obtained with this module, although impressive, indicated more 
thought should be given to this problem. As a result of this further 
investigation, another  design i s  presently under way to improve the time 
reference for each pulse. The present studies indicate  that high gain,  non- 
I inear amplification at the pre-amplifier input might provide greater  a c c u -  
racy. However, the present time pick off/delay module has proved to be 
comparable with the  specifications of other units’of this t ype .  
The final module within the coincidence system is t he  fast coincidence 
gate. The  module contains continuously var iable  t ime resolution, 2 t 
from 20 nanoseconds to 200 nanoseconds. At the time this report was 
writ ten,  tests were still being conducted on this module. Additional 
work i s  required to insure complete satisfaction of the design specifica- 
tions. 
0 
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INTRODUCTIO~?-CO!NC!DENCE SYSTEMS 
The value of fast coincidence’systems i n  studying nuclear reactions 
or i n  determinations involving the elemental mixtures i n  materials has been 
adequately established. In  routine counting systems coincidence techni- 
ques have not been widely used due to a variety of reasons. One primary 
restriction on widespread use of such techniques i s  the relatively high in-  
vestment required to  assemble a system. Of secondary importance are such 
things as timing limitations, adaptability with existing equipment, and 
duplication of routine system components. 
Our in i t ia l  goal under this contract was to  attempt to  solve the 
timing problems associated with coincidence systems. In  particular we 
were interested i n  the problems involved when using disslmiliar detec- 
tors; i .e., lithium drifted germanium and sodium iodide. The primary 
reason for interest being the difference in  signal rise time. As work 
progressed, i t became apparent that the possibility existed of producing 
an entire coincidence system. The project was expanded to include: 
High Voltage Supply, Pre-Amplifier, Amplifier, Single Channel Analyzer, 
Time Pick Off/Delay Module, and Fast Coincidence Gate modulo. 
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T.he m a i n  effort  under this contract centered about the  T i m e  
Pick Off/Delay Module and Coincidence G a t e  Module.  Additional 
engineers were added t o  the project t o  design and construct the re- 
mainder of the modules. The entire coincidence system is outl ined 
below: 
PAC KAG IN G CON SI DE RAT I ON S 
Prior t o  starting design of the coincidence system, i t  was 
dec ided  tha t  a n y  instrument developed should conform t o  the  AEC 
Committee on Nuc lea r  Instrumentation Report TID-20893. NASA 
has a l so  widely accep ted  these standards for s ize ,  power require- 
ments, connectors and other features. As a result of using these 
standards, a n y  resulting instrument would be  usable in a n y  bin 
ava i lab le ,  regardless of the manufacturer. Figure 3 shows a standard 
bin and  power supply. Further effort would be made t o  k e e p  
module sizes t o  a minimum i n  order t o  conserve spcce and save on 
the number of m o d u l e  widths used. Each modular width costs 
approximately $60'.00 in bin space.  
0 
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TECHNICAL 
S P E C I F I CAT I 0 N S 
NUCLEAR DATA INC. 
100 West Golf Road 
Palatine. Illinois 60067 
Phone A.C. 31 2 529-4600 
i h e  ND-51 U Moduiar Instrumentation Bin and ND-527 Bin 
Power Supply provide mechanical and electrical facilities 
to accommodate a wide variety of nuclear instrument 
ND-510 MODULAR INSTRUMENTATION BIN 
Up to twelve single width modules, or combinations of 
multiple width modules can be mounted in  the ND-510 
Bin. A welded cadmium-plated steel frame, combined 
with aluminum module guides and rear panel, provides 
exceptional strength and lightness. The bin power switch 
and indicator lamp are located on the front mounting 
flange for ease of accessibility without sacrifice of mod- 
ule space. 
Dimensions: 8-3/4" high x 19" wide x 10-3/4" deep 
(depth with power supply i s  16-1/4"). 
Weight: Approximately 9 pounds (less power supply). 
Module Receptacles: Twelve AMP type 20251 6-3. 
modules. Both uni ts  conform to the recommendations of 
the A.E.C. Committee on Nuclear Instrumentation as out- 
lined in AEC Report TID-20893. 
ND-527 BIN POWER SUPPLY 
All D.C. operating voltages required for module opera- 
tion, a s  outlined in AEC Report TID-20893, are provided 
by the ND-527 Bin Power Supply. This unit i s  the Power 
Designs Model AEC-320-3, a multi-output silicon solid 
state D.C. power supply. 
Receptacle Wiring: All receptacles are wired in parallel 
in accordance with AEC Report TID-20893. 
MECHANICAL 
Dimensions: 3.5" high x 16.9" wide x 5.5" deep. 
Weight: Approximately 18 pounds. 
ELECTRICAL 
Power Requirements: 103-1 29 or 206-258 vac, 50-65 Hz, 
single phase, 200 watts maximum. 
Operating Temperature Range: 0-50' centigrade (0-60" 
centigrade with 3% derating). 
Output Voltage and Current Rating: 
A Supply = $12 vdc at 2 amperes. 
B Supply = -12 vdc at 2 amperes. 
C Supply = +24 vdc at 1 ampere. 
D Supply = -24 vdc at 1 ampere. 
Note: Total combined output must not exceed 72 watts. 
Regulation: *0.1% for 100% change in load or line vari- 
ations within operating range. 
~ 
Ripple and Noise: 3MV peak-to-peak, max. 
Temperature Coefficient: O.O2%/"C between O'C and 
60'C. 
Stability: 20.3% maximum voltage variation over 24- 
hour period after 60-minute warm-up including varia- 
tions due to load or line changes within the operating 
range. 
long-Term Stability: Maximum drift less than *0.5% 
over 6-month period at constant load, line or ambient 
temperature conditions after 24-hour warm-up. 
Voltage Adjustment Range: &1%, nominal. 
Voltage Resettability: *0.05%, max. 
Current Limiting Threshold: 
2.2 amperes, min., for 12-volt supplies. 
1.2 amperes, min., for 24-volt supplies. 
Printed in U.S.A. 5/67 
HIGH VOLTAGE POWER SUPPLY 
O n e  expensive requirement of coincidence system, or of any 
de tec tor  system, is the power supply. Normally, several different types 
of power supplies ure needed t o  satisfy experimental requirements Nal 
systems consume a large amount of current.  Ge(Li) systems require ex -  
cept ional  stabil i ty a n d  protection against sudden power failure (actually,  
the FETs in the preamp of Ge(Li) systems require this protection).  Pro- 
portional counters require higher voltages than ofher  detectors .  A typical 
power supply is shown in Figure 4.  N o t e  that  i t  is specifically designed 
for sol id s ta te  detectors.  
With these various and divergent requirements in  mind, a n  attempt 
was made to design a n  all purpose power supply t o  a i d  in the  reduction of 
costs of total coincidence systems. It was recognized that  different  
power supplies were needed for detectors in use in a n y  coincidence experi-  
ment.  These extra components contributed greatly to the  overall system 
cost .  Another routine var iable  in all systems was the pre-amplifier which 
a g a i n  contributed t o  the system cost. The high vol tage supply and pre- 
amplifier were considered to represent one  phase of this project .  Work 
was begun on the  simultaneous development of both modules. 
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The result of t h i s  effort WQS a very stable high voltage power 
supply designed for biasing a l l  types of detectors (Figure 4). Detector 
bias voltages up to 2500 volts D.C. were obtained by conversion of a 
relatively low D .C. voltage to a 25 kilohertz, A .C. voltage by 
means of an electronic "chopper". This A.C. voltage i s  rectified, 
doubled, filtered and applied across a series combination of  miniature 
gaseous reference elements which provide a highly stable source voltage 
# 
for constant current loads. (See Figure 5.) 
Two front panel controls provide adjustment of the output vol t -  
age over a range of  0 to 2500 volts. An eleven position switch provides 
coarse adjustment with a range of 0 to 2250 volts in  250 volt steps, and 
a single turn potentiometer provides fine adjustment with a continuous 
control range of 250 volts for each increment of the coarse adjust switch. 
Two separate controls were required because a potentiometer 
with a range of 0 to 2500 volts i s  not commercially available. The 
maximum rate of change of  the output voltage i s  limited by a 0.2 second 
time constant. This protects both the detector and preamplifier inputs 
from damage which may result from sudden adjustment-induced voltage 
0 
changes. 
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Versatility i s  a prime factor i n  the design of the high voltage 
supply module i n  that, by simply relocating internal iumpers, the 
module ' is adapted for biasing photomultiplier type detectors or detectors 
requiring negative bias voltages. , 
The high voltage supply i s  housed in a standard AEC double 
width module and operates with standard bin power supply voltages. 
Specifications of the high voltage supply are as follows 
Output Voltage: 0 to 2500 volts D.C. 
Output Current: 1 milliampere, maximum. 
Output Polarity: Positive (negative output obtained by 
# 
relocating two jumper wires), 
Output Impedance: 510 kilohms (4.7 kilohms output im- 
pedance obtained by adding a resistor and a jumper 
wire for use with photomultiplier type detectors) 
Output Ripple: 0.001% (25 millivolts peak to peak at 
fu l l  load; 2500 volts D.C. at 1 milliampere). 
Bias Stability: Temperature - 0.013% per degree centigrade, 
A.C. l ine voltage -- 0.0005% per 10% change in l ine 
voltage. 
0 
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Regulation: 0.8% f u l l  load to  no ioad.  
Bias Control: Coarse -- 0 to 2250 volts in 250 volt  steps. 
Fine ----250 volt  continuous range for 
each coarse s tep .  
Output  T i m e  Constant: A 0.2 second time constant limits the 
maximum rate of change of the output vol tage.  
The final design, therefore, has the vol tage range required by 
proportional counters, the stabil i ty required by Ge(Li) detectors, the 
current output for Nal detectors,  and the protection required by Field 
Effect Transistor preamplifiers. All design goals on the high vol tage 
supply were accomplished. 
PRE -AMPLI Fl ER 
The goal in pre-amplifier design was t o  simplify the circuitry and 
at the  same time develop a n  all purpose pre-amplifier. Previous pre- 
amplifiers were designed for specific applications . 
The result of this development is a charge-sensitive pre-amplifier 
which provides good resolution for use with semi-conductor detectors 
operating a t  room temperatures and has the necessary sensitivity ;Qr use 
with Iow-energy scinti l lat ion detectors and proportional counters 
(Figure 6). 
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The  pre-amplifier is comprised of a double field effect  
I 
transistor (FET) Input c;nd a line driver (Figure 7). The preamplifier 
I 
normally accepts  negative charge inputs, however, by relocating 
three jumper wires, it wil I accommodate positive charge inputs. 
The change-over from solid s ta te  detectors to scinti l lat ion - 
detectors  or proportional counters requires the change of two com- 
ponents, the  input capaci tor  and  resistor in the bias c i rcui t .  The  
required values  are as  follows: 
Type Detector 
Ge(Li)  
Proportional Counter 
Scintil lators . 
# 
lnpu t Capacitor Bias Resistor 
.001 mf 5.1 m e g 4 x  
.010 mf 1 .O meg f l  
.100 mf 1OOK JL 
An additional saving was made possible by bringing operating 
power, +24 V d .c .  through the same c a b l e  that carries the output signals. 
By tying this preamplifier t o  the amplifier designed for t h e  coincidence 
system, additional savings were made possible. In addition t o  the pre- 
amplifier input and output connectors, two connectors, designated TEST 
a n d  BIAS, were provided. The TEST connectors provide a n  input for 
app l i ca t ion  of a proper polarity voltage pulse to check system per- 
formance. The  BIAS connector provides a n  input for appl icat ion of high 
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voltage (up to 2500 volts) to bias an external detector. 
SPEC1 FI CAT ION S: 
Input Polarity: Normally nesative charge inputs; by relocating 
three jumper wires, positive charge inputs are accommodated. 
Noise (Ge): 2 keV at  10 pF, external capacitance. 
Noise Slope: .04 keV/pF, external capacitance. 
Rise Time: 75 nanoseconds at 0 pF, external capacitance. 
200 nanoseconds at 100 pF, externaldcapacitance . 
Output Polarity: Always positive. 
Saturation Levels: +6 volts and -3 volts. 
Integral Linearity: 0 to 1 volt, 0.1% or better. 
Temperature Stability: 0.1% per degree csntigrade . 
Power Requirements: t24 V d .c. at 5 milliamperes. 
The preamplifier design achieved the majority o f  the desigr! re- 
quirements originally outlined. It can be used with a l l  types of  detectors 
by merely changing plug-in components; i t  can carry the high voltage re- 
quirements of proportional counters, i t can be built for significantly less 
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than the price of  competitive instruments which can be used with only 
one type of detector. 
Further improvement i s  possible. The FETs used i n  this preamp 
have G m  of 4,000 to 5,000 and Cgs (capacitance gate to source) of 0.6pF. 
It appears that FETs with Gm of 15,000 and Cgs of  0.3pF could result in an 
improvement in preamplifier specifications from 2 keV noise to 1 .5 keV 
and from 0.04 keV/pF noise slope for external copacitance to 0.2 keV/pF. 
Another improvement which seems possible i s  the introduction of 
positive feedback. This could eliminate the noise slope increase with 
increased capacitance. Noise would be limited to  2 keV regardless of 
input capacitance. 
A M  PLI F 1 E R 
Generally speaking, amplifiers are the most complex module in 
a detection system. Since two or more are required i n  a coincidence 
experiment, amplifiers usually require large space and a sizeable portion 
of the investment in a coincidence system. A great deal of effort was, 
therefore, expended in designing the amp1 ifiers for the Coincidence 
system. A typical .multipurpose amplifier is shown in  (Figure 8). 
The result of the amplifier development can be seen i n  Pigure 9. 
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A number of features were incorporated to provide an excellent 
amplifier at a minimum cost, First, +24 volts was made available to drive 
the pre-amplifier through the amplifier input  cable. This arrangement 
provided economies i n  both the pre-amplifier and amplifier. 
The next design feature of the system was to build i n  variable 
4 pole zero clipping. By making this clipping adjustable, it was found 
that the pre-amplifier did not ;equire pole zero clipping, and that the 
clipping need not be compensated for changes in  time constants within 
the amp1 ifier . # 
Another feature of the design was the removal of differentiator 
and integrator controls from the front panel. (See Figure 9).  These 
controls have been replaced with plug-in capacitors on pin jacks for selection 
of time constants. There are four capacitors, two each for differentiators 
and integrators. This design has been incorporated because many users 
select optimum settings on their amplifiers and lock the amplifier i n  that 
position. The user still has the choice of single or double differentiation. 
It should be pointed out that this amplifier was designed around 
. two stages of differentiation and two stages of integration only. In theory, 
the larger the num6er of integration stages, the smaller the noise. By 
0 
(4) See"E1imination of Undesirable Undershoot in the Operation and 
Testing of Nuclear Pulse Amplifiers" - Nowlin and Blankenship - 
Review of Scientific Instruments, Volume 36 - number 12 - December 
1965. 
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carefully. designing the two stages of integration, .a noise figure of 
4.0 microvolts referred t o  the  input was achieved with single different ia-  
t ion and 5.0 microvolts with double differentiation. These figures are a 
factor of 2 or 3 better than existing amplifiers. O t h e r  specifications of 
the amplifier are also a s  good a s  or bet ter  than existing designs. We are 
qui te  happy with t h e  results o f  the design effort on this amplifier.  
Specifications of the amplifier are a s  follows: 
Amplifier Input: Two BNCs (one front, ohe rear) a c c e p t  positive, 
low level signals from a pre-amplifier . Input impedance is 
approximately lOOOohms. 
G a i n  Stability: 0.03% per degree cent igrade.  
G a i n  Controls: Coarse: 50 to  800 in binary steps. 
Fine: 0.5 t o  1 continuous range 
between coarse steps. 
Pulse Shaping: Two passive differentiators and two ac t ive  
integrators. First differentiator is pole-zero compensated 
to cancel  undershoot effects. T h e  RC shaping time 
consta'nts can  be changed by replacing four capacitors.  
These capacitors a r e  equipped with pin jacks for easy 
0 
insertion or removal.  
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Noise: 4.0 microvolts, referred to the input at maximum gain 
and with single differentiation and double integration or 5.0 
microvolts with double differentiation and integration. 
Overload: With single differentiation and double integration-- 
Recovers from 500 x overload in  3 non-overloaded pulse 
widths. 
Characteristic Rise T i me: With sing I e differentiation-- 300 nano- 
seconds. 
Amplifier Output: Signal Characteristics--Front panel BNC provides 
I 
positive or negative monDpolar or bipolar voltage pulses 
(internal switch selectable). 
lmpedence -- 100 ohms 
Saturation Levels -- + 12 volts and 
-12 volts. 
Integral Linearity -- 0.1% from 0 to 10 volts. 
M/R Amplifier Output: Signal Characteristics - Rear Panel BNC provides 
positive, monopolar current pulses. 
Impedance -- lOOK ohms. 
0 
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Saturation i e v e i s  -- 4 . : 2  
milliampere and -0.12 milliampere. 
Integral Linearity -- 0.1% 
Single Channel Analyzer 
Development of a single channel ana lyze r  has not, as  yet ,  
started as  part of this program. The design would be based on the single 
channel  ana lyze r  shown in Figure 10 and Figure 11 .  
As part of the program, however, i t  was found that  integral dis- 
criminators could be  useful in simple coincidence systems. A simple dis- 
criminator was, therefore,  designed. Its mechanical configuration was 
such that it could fi t  into the amplifier module or be  separately packaged 
in  pairs (Figure 12).  
Specifications on the discriminator a r e  a s  follows: 
Input: Impedance -- approximately 7.5 kilohms. 
Sensitivity -- 30 millivolts t o  1 0  volts, se lected by a 
front panel control 
Linearity: 0.5%, 30 millivolts t o  10 volts.  
Stability: 0.1% per degree cent igrade.  0 
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Discriminator Output: Signal Characteristics -- Front panel BNC 
provides a positive 10 volt rectangular pulse. 
Impedance -- 50 ohms. 
Pulse Shape -- Nominally 10 microseconds FWHM, 0.15 
microsecond rise and fal l  times. Pulse width may be de- 
creased to 0.5 microsecond minimum by a single component 
value change. 
Time Pick-Off/Delay Module 
The time pick-off module, Figure 13, i s  the portion of the coincidence 
system that provides an output pulse timed to a point on the input pulse. This 
# 
point m y  be the leading edge of a unipolar or bipolar pulse or the cross-over 
point of a bipolar pulse. The outputs, or lack of one, from two or more time 
pick-off units are then fed to a coincidence gate, where a decision i s  made as 
to whether a coincidence or anti-coincidence occurred within some preset 
t i  me. 
A typical coincidence system may appear as indicated i n  Figure 14. 
Since there are two distinct sets of detectors and electronics up unti l the 
coincidence gate, the first problem we wished to eliminate was that of differ- 
ent timing lags on the two legs. In any coincident event, two particles 
interacting within the detectors simultaneously may not appear to be 
0 
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coincident. Differences in response of the detectors, differences i n  the 
pre-amplifiers and amplifiers may mzke the two pulses at the time pick- 
off module appear to arrive at different times. In order to eliminate this 
problem and to give the time pick-off module greater flexibility, a 
variable delay was bui l t  into the module. 
This circuit allows 50 ‘hanoseconds to 1.5 useconds delay prior to 
issuing a strobe pulse. By using the inspect point on the coincident gate 
module, the delays can now be established to co’mpensate for detection 
system differences. This feature considerably sirnpl ifies properly setting 
up the coincidence system. 
This module was designed wi th  both leading edge and cross-over 
timing modes. Some controversy exists as to when to use which mode and 
exactly where i n  the circuit to place the time pick-off module. A number 
of variables may interact and the experimenter has to make a decision as 
to which parameter i s  most important to him. 
Count rate i s  one factor. In general, the higher the count rate, 
the more advantageous i s  cross-over timing, hence, placing the t ime pick- 
off unit after the amplifiers. 
0 
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The energy of interest i s  another factor. 
If a wide band of energies i s  desired in the N a l  systems, or very 
high resolution i s  desired i n  Ge(Li) systems, placing the time pick-off 
I 
unit after the amplifier i s  again advantageous. 
However, if energies of interest are restricted in  Na l  experiments 
or i f  timing accuracy i s  more important than resolution i n  Ge(Li) experi- 
- 
ments, i t  appears that leading edge timing after the pre-amplifier and amplifier is, 
however, somewhat detrimental to energy resolution. 
We have favored energy resolution i n  the de'sign of the t ime pick- 
of f  module rather than time resolution. The time pick-off module has been 
designed to be used after an amplifier and to provide high resolution a t  the 
cost of t ime resolution. 
Specifications on this unit are as follows: 
Input: 0 - 10 volt in i t ia l ly  positive, bipolar, linear signal, double 
RC differentiated or double delay line. Input impedance i s  
approximately 1 kilohm. 
Timing: Delay Range: Adiustable in  the X1 position from 50 to 500 
nanoseconds; i n  the X3 position, from 0.15 to 1.5 microseconds. 
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Threshold: Sensitivity Range: Variable from 0.5 to 9.6 volts. ' 
l i m e  walk: Less than 4 nanoseconds over fu l l  range. 
Temperature Stability: Time walk as a function of temperature, 
including both time pick-off and delay circuits, i s  0.7% of 
delay, or 0.1 nanoseconds per C, whichever i s  greater. 0 
Time Walk: For an input amplitude change of 10 volts to 1 volt, 
time walk i s  less than'4 nanoseconds. For an input amplitude 
change of 10 volts to 0.5 volt, time walk i s  less than 10 
nanoseconds. c 
Strobe OutDut: For a resistive load of 100 ohms -- +6.5 volts rise 
time of 15 nanoseconds, fa l l  time of 20 nanoseconds, duration 
of 300 nanoseconds at FWHM. 
For a capacitive load of 100 Picofarads -- +8 volts, rise t ime 
of 12 nanoseconds, fa l l  time of 200 nanoseconds, duration of 
320 nanoseconds at  FWHM. 
Prompt Output (rear panel): +3.8  volts, rise time of 20 nanoseconds, 
fa l l  time of 20 nanoseconds, pulse duration determined by 
the t ime between the leading edge and cross-over points of 
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the input pulse, occurs 40 nanoseconds before strobe output 
(with delay controls set a t  minimum). Output impedance, 
50 ohms. 
Work w i l l  continue in  this area i n  order 
the unit and 2) investigate further the adaptabi 
edge timing of signals from pre-amplifiers. 
to 1) reduce the walk of 
i ty  of this unit to leading 
COINCIDENCE GATE . 
Of the many modules under development, this proved to be the 
most dif f icult  to perfect. Work i s  continuing in Ph is  area but the results 
are somewhat disappointing. The primary cause for concern lies i n  the area 
of generating a single gate pulse for every coincident event. A simplified 
discussion of the problem encountered i s  as follows: When an input arrives 
at  the fast coincidence gate from either Time Pickoff unit, an internal 
pulse of 2 t width i s  generated. If an input from the other Time Pickoff unit 
should arrive during this time, an output gate signal i s  generated. If the 
time requirements are not fulfilled, an output pulse cannot be originated. 
To date, accidental coincidence rates were determined to have been much 
too high and the cause of this has been traced to the following: Whenever 
an internal pulse has occurred, i t  is accompanied by a series of smaller 
amplitude pulses caused by ringing of the primary pulse. These ringing 
0 
pulses double, triple or even quadruple the acceptable coincident time 
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period. This effect i s  further complicated by the provision for variable 
coincidence resolving times which does not provide a convenient means for 
I 
I 
1 
I 
establishing c! fixed time window. 1 
As work on this project has progressed, l i t t le  attention was given 
to absolute values regarding laboratory type coincidence experiments. 
Many tests were performed using pulse generators which did not exhibit 
this phenomena due to the lack of random inputs. Before this report was 
prepared in  final draft, more extensive random input tests were performed 
- 
with rather cr i t ical  analysis given to experimental results. At that time, 
the abnormally high accidental rates were detected and t ime has not 
permitted rectification of the problem. 
The design of this module contains a number of features useful in 
setting up coincident experiments. Any input may be selected for coin- 
triples i n  any combination may be selected. 
Specifications on this system are as follows: 
Inputs: Three front panel BNC connectors accept positive 3-10 vol t  
pulses with a maximum rise t ime  of 25 nanoseconds and a minimum 
input pulse width of 30 nanoseconds, Input impedance i s  
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approximately 1 kilohm. 
Logic Function Selection: Three toggle switches, one per input, 
select the logic function to  be performed. 
Coincidence Threshold: The acceptance level o f  the output logic 
can be selected as follows: In singles, any one input, or one 
or more i n  coincidence, provides an output; i n  doubles, any 
two coincident inputs; i n  triples, three coincident inputs. 
Resolving time: The pulse width of the sfgnals generated by each 
inpu?, as applied to  the output logic circuits, can be varied 
from 10 - 110 nanoseconds with a resultant 2t range of 20 - 
220 nanoseconds. 
When any one input i s  switched to anti-coincidence, i t s  pulse 
width i s  extended from t to 2t, insuring optimum anti-coincidence operation. 
Timing Inspect: The timing inspect point presents the sum of all 
three inputs for observation, allowing normalization of system 
delays by direct observation. 
Gate Outputs: D .C. couplad outputs with the following levels: 
+ Gate: "0" - 12 volts 
'11" + 1 vol t  
- Gate: "0" + 1 vol t  . 
'11" - 12 volts 
This unit.requires further work and Nuclear Data i s  continuing 
. efforts i n  this area. 
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CONCLU SlON 
The total  work performed under this contract  has been shown 
to be both extensive and economical.  The Multimode System itself 
is more than adequate  for the experimental program ant ic ipa ted .  It 
contains useful features from input t o  output which greatly enhance  
its f lexibil i ty.  Its speed and  resolution in analysis, minimum storage 
t ime,  and  versati l i ty in display and readout contribute to the contin- 
ued high performance the system has thus far de’rnonstrated. This por- 
t ion of the contract has proven to fu l f i l l  e ach  detail  of the require- 
ments with the  majority of the specifications exceeded .  
I 
The t i m e  of flight development work has, like the Multimode 
system, exceeded the ear ly  expectations of t h e  designers. The high 
frequency oscillator, prescaler, double derandomizer, expanded d e -  
lay, a n d  channel width range have added significantly t o  the  current 
s ta te  of the art. As the report clearly indicates work on this pro- 
ject was a complete success. 
The results of the  total  coincidence system are  somewhat dis- 
appointing in the light of the success achieved in the Multimode sys- 
t e m  and  the time of fl ight.  These results should be reviewed from a 
0 
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more positive viewpoint, however, when serious consideration i s  given 
to the development of Q precmplifier,l zmp!ifler, bias supply, and 
the upward trend in  the t ime pick-off'unit and the coincidence gate 
, 
~ 
program. We have successfully completed work on the former Modules 
while work i s  continuing on the latter two. 
- 
To summarize some of the advances made over the period 
covered by the contract, an impressive list of user orientated advantages 
has been assembled: 
(1) Duplication of power supplies has been kliminated. 
(2) Duplication of preamplifiers has been eliminated. 
(3) Special power supplies have been eliminated. 
(4) A great reduction in size has been achieved. 
' r \  n 1 1  - ----- J - I - . ,  I:,,- hoe,, el;m;nntPd- 
(6) 
\J) DVIlltZl>WI1IG U G I U ~  i i i i r a  I I- I-  I--.. -.. 
High quality-high performance amplifiers are now available 
at  a great reduction i n  cost. 
(7) Physical packaging in agreement with AEC/NASA standards. 
(8) Integrated circuitry used extensively. 
(9) Preamplifier power supplies have been eliminated. 
46 
i (10) lnterchangeability of components i s  assured through standard NIM modules, 
This total project has contributed several significant advan- 
tages over systems previously available. Because of the additional 
effort made by Nuclear Data, Inc. to expand the special coinci- 
dence modules into a total spektroscopy system we feel we have 
contributed significantly i n  bringing that phase of the contract to 
a successful completion,. # 
The authors wish to acknowledge the diligent efforts by 
Mr. Wil l iam Jacobs i n  amplifier design, Mr .  Mitchel l  Leifer and 
Mr.  Frank Spokas i n  Time of  Flight design. 
Total time extended on this system was as follows: 
High voltage supply 
Pre-amp1 ifier 
Amplifier 
Single channel analyzer 
(Integra 1 discriminator) 
Time pick-off/Delay Module 
Coincidence gate 
Time of Flight 
160 hours 
200 hours 
320 hours 
40 hours 
320 hours 
360 hours 
480 hours 
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INTRODUCTION 
GENERAL 
This NIM compatible Digital Time of Flight Module i s  a highly accurate and versatile unit 
that can be used with the Series 3300 or 2200 System Analyzer (as specified when ordered) 
to measure one-quarter microsecond minimum channel widths when performing operations 
such as encountered i n  neutron time of flight measurements. Pulse width ana!ysis and single 
pulse analysis experiments may also be performed as selected by a front panel switch. A 
32 MHz, crystal controlled oscillator minimizes channel time jitter and insures long term 
stability. A switch selectable, delay time control i s  included that incorporates no fixed 
internal delay and can be used to delay the start of analysis for up to 99,990 channels. A 
variable dead time, and memory capacity switch completes the complement of controls. 
SPECIFICATIONS 
Start lnpu t 
Pu I se Requ ire ment s 
Amp1 itude: 
Po I ar i ty : 
Rise Time: 
Input Impedance 
Event Input 
~ 
Pulse Requirements 
Amp1 i tude: 
Po I ar i ty : 
Rise Time: 
Input Impedance 
Stop Input 
Pulse Requirements 
Amp1 itude: 
Po I ar i ty : 
Rise Time: 
Input Impedance 
2 to 20 volts. 
Positive. 
Noncritical; should be uniform. 
Approximately 2000 ohms. 
2 to 20 volts. 
Positive . 
Noncritical; should be uniform. 
Approximately 2000 ohms. 
2 to io volts. 
Positive. 
Noncritical; should be uniform. 
Approximately 2000 ohms. 
-1- 
Input Signal Attenuation 
None required as long as signal returns to less than one volt prior to completion of  operation. 
Clock Oscillator 
32 MHz, crystal-controlled. 
Channel Width (Time Duration) 
0.25 to 128 microseconds switch selectable in  binary increments. 
Channel Time Jitter 
+ 1/64 microsecond. - 
Delay Time 
0 to 99,990 channels thumbwheel switch selectable i n  10 channel increments. 
Fixed Delay 
No fixed delay i s  incorporated i n  this unit. Delay times are as selected. 
Dead Time 
8, 16 or 32 microseconds, switch selectable. 
Memory Size 
16 to 4,096. Channels switch selectable in binary increments. 8192 or 16,384 
sizes optional. 
Power Reauirements 
+12 volts D.C. at 1 ampere. 
-12 volts D.C. at 250 milliamperes. 
Size 
8.71" high x 5.36" wide x 9.7" deep (equivalent to four standard AEC single width modules). 
-2- 
PREPARATION FOR USE 
! NTERCO N NECTIONS 
SERIES 3300 SYSTEM 
1 .  Insert the Time of Flight Module into any standard AEC bin with a power supply. 
2. O n  the Series 3300 System remove the cable between the DATA ACQUISITION 
receptacle on the Data Handling Section and the PROGRAM INPUT receptacle 
on the Data Acquisition Section and connect i t  from the DATA ACQUISITION 
receptacle to the TIME OF FLIGHT - 50 receptacle on this module. 
SERIES 2200 SYSTEM 
1 .  Insert the Time of Flight Module into any standard AEC bin with a power supply. 
2. Remove the ADC pigtail connector (on the Master Control Module) from the 
Series 2200 ADC and connect it to the TIME OF FLIGHT - 50 receptacle on this 
modu I e . 
CONTROL FUNCTIONS 
CHANNEL WIDTH (MICROSECONDS) 
This control establishes the time duraiion, Jui-iiis ;;.hick c G ! Y ~ ?  event will be accepted 
for storage i n  a given channel. 
CHANNEL DELAY 
This thumbwheel switch selects the number o f  channels for which the unit w i l l  not accept 
any events and the program counter w i l l  remain at the reset state. This control enables 
the user to  gain better resolution of data that normally appears at the end of the time of 
f l ight measurement. 
DEAD TIME (MICROSECONDS) 
This three position switch selects the time for which the unit, after accepting an event 
for processing, w i l l  not accept another. The time selected should be that minimum time 
which i s  greater than the memory cycle time. The DEAD TIME Control corrects for the 
time required to complete a memory cycle so that multiple events may be processed during 
a single sweep cycle. 
MEMORY SIZE 
This switch selects the memory size that i s  required or available. 
-3- 
hi0 DE 
This three position switch selects the operating mode of the Time of Flight Module. 
MPA (Multiple Pulse Analysis) 
This position permits multiple pulse analysis during a single cycle. 
PWA (Pulse -Width Analysis) 
This position permits pulse width analysis, i .e. , channel number i s  
proportional to the incoming pulse width. 
SPA (Single Pulse Analysis) 
This position permits single pulse analysis per cycle. After event storage, 
the Time of f l ight Module i s  reset and awaits another start signal. 
-4- 
OPERATION 
The following instructions describe the normal method of set-up of this Time of Flight Module. 
In al l  cases, specific control settings depend upon experiment requirements. These instructions 
assume that a l l  ancillary equipment i s  interconnected and operating properly and all power 
i s  on. All modes of operation are set up in the same manner. The procedure i s  as follows: 
1 .  
2. 
3.  
4. 
5. 
6. 
O n  the MEMORY SIZE Switch, select the number corresponding to the number of 
channels being used. 
Select the desired channel width using the CHANNEL WIDTH Switch. 
Using the CHANNEL DELAY Thumbwheel, select the amount of channel delay 
desired. 
Select the dead time required using the DEAD TIME Switch. When this unit i s  used 
with a Series 2200 System i n  Live/Static display or a Series 3300 System with the 
display off, the memory cycle time i s  6 microseconds. The DEAD TIME Switch i s  
then normally set at position 8. 
Select the mode of operation desired, using the MODE Switch. 
Supply the proper signals to the START and EVENT BNC connectors on the front panel. 
The signals required are described in the SPECIFICATION Section of this manual. 
STOP input i s  used only to externally stop and reset the unit. It i s  normally not used. 
The 
When in the PWA mode, the pulse to  be measured should 
be connected to the START BNC. The STOP and EVENT 
BNC's are not used in  this mode. 
-5- 
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INTRODUCTION 
P 
GENERAL DESCRIPTIO N 
The ND-532ARC Module i s  a linear amplifier with RC puke shaping designed for nuclear 
pulse spectroscopy. When used with i t s  companion, ND-533 Preamplifier Module, the 
ND-532ARC provides the necessary resolution and gain for use with Mssbauer systems, 
proportional detectors or low energy scintillation detectors. 
Note: When the ND-532ARC Module i s  used with a preamplifier 
other than i t s  companion, ND-533 Preamplifier, the 470 ohm 
resister at the input must be disconnected, This resistor supplies 
+24 volts D.C. operating power to the ND-533 Preamplifier 
through the AMP IN BNC. 
RC pulse shaping i s  provided by two passive differentiators and two active integrators. The 
f i rs t  differentiator i s  pole-zero compensated to cancel under shoot effects. The RC shaping 
time constants can be changed by replacing four capacitors. These capacitors are equipped 
with pin iacks for easy insertion or removal. A switch, mounted on the printed circuit 
board, provides for selection of either a positive or negative output pulse. Maximum gain 
with double differentiation and integration i s  800 and with single differentiation and 
double integration, 1600. Gain i s  adjusted by two front panel controls: a five position 
for fine gain adjustment with a 2:1 continuous range between coarse steps. 
to the input at maximum gain and with double differentiation and integration, i s  5.0 
microvolts and with single differentiation and double integration, 4.0 microvolts. 
. I  swiicn for coarse guira irdjvsiiiiai-it i ~ i t ! i  G If; 1 icnge I;; 2: 1 ;t~p; GZ=! c =I:;.!= fur:: p ~ f = ~ f ! ~ m ~ f ~  
Noise, referred 
In addition to the normal amplifier output, the ND-532ARC provides a simultaneous 
standardized current pulse output at the rear panel M/k AMP BNC. This output i s  appropriate 
for use in  a multiple input mixer/router system for multichannel analyzers, or can be applied 
i n  a variety of other spectrometer and signal gating configurations. 
SP ECl FlCATlO NS 
AMPLIFIER INPUT 
TWO BNC's (one front, one rear) accept positive, low level signals from a preamplifier. 
Input impedance i s  approximately 1000 ohms. 
GAIN STABILITY 
0.03% per degree centigrade. 
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I 
i 
GAI N CO NTRO LS 
Coarse -- 50 to 800 in  binary steps. 
Fine -- 0.5 to 1 continuous range between coarse steps. 
PULSE SHAPl NG 
Two passive differentiators and two active integrators. First differentiator i s  pole-zero 
compensated to cancel undershoot effects. The RC shaping time constants can be changed 
by replacing four capacitors. These capacitors are equipped with pin iacks for easy 
insertion or removal. 
NOISE 
4.0 microvolts, referred to the input at maximum gain and with single differentiation 
and double integration or 5.0 microvolts with double differentiation and integration. 
OVER LOAD 
With single differentiation and double integration -- Recovers from 500 x overload in  
3 non-overloaded pulse widths. 
CHARACTERISTIC RISE TIME 
With single differentiation -- 300 nanoseconds. 
AMPLIFIER OUTPUT 
Signal Characteristics -- Front panel BNC provides positive or negative,monopolar or 
bipolar voltage pulses (internal switch selectable). 
Impedance -- 100 ohms. 
Saturation Levels -- +12 volts and -12 volts. 
Integral Linearity -- 0.1% from O to - +10 volts. 
M/k AMPLIFIER OUTPUT 
Signal Characteristics -- Rear Panel BNC provides positive or negative,monopolar or 
bipolar current pulses (internal switch selectable). 
Impedance -- lOOK ohms. 
Saturation Levels -- 30.12 milliampere and -0.12 milliampere. 
Integral Linearity -- 0.1% from O to - a. IOmilliampere. 
-2 - 
POWER REQUIREMENTS 
+24 volts D.C. at 25 milliamperes. 
-24 volts D.C. at 10 milliamperes. 
+12 volts D.C. at 15 milliamperes. 
-12 volts D.C. at 25 milliamperes. 
SIZE 
8.71" high x 1.34" wide x 9.7" deep (standard AEC single width module). 
WEIGHT 
Approximately 1.5 pounds. 
- 3- 
CONTROLS AND CONNECTORS 
FRONT PANEL 
CGARSE GAIN CONTROL 
Provides adjustment of the overall amplifier gain from 50 to 800 i n  binary steps. The 
overal I amp1 if ier gain with double differentiation and integration corresponds to the 
setting of the COARSE GAIN control. 
FINE GAIN CONTROL 
Provides an overlapping adjustment of the overall amplifier gain with a .5 to 1 continuous 
range for each setting of the COARSE GAIN control. 
AMP IN (Amplifier Input) BNC 
Accepts positive, low-level signals from an external preamplifier. Also provides +24 
volts D.C. operating power to the ND-533 Preamplifier. 
Note: When a preamplifier other than the ND-533 i s  used, the 
470 ohm resistor at the input must be disconnected as this resistor 
supplies the +24 volts D.C. operating power to the ND-533 Preamplifier. 
A M P  .I . .. CUT (.Amp!ifiar Output) BNC 
Provides positive or negative, monopolar or bipolar voltage pulses for use with an external 
analog to digital converter, single channel analyzer or crossover timing unit. 
Note: Positive or negative output i s  selected by the 
internal I NV/NO N I N V  switch. 
REAR PANEL 
AMP IN (Amplifier Input) BNC 
Accepts positive low-level signals from an external preamplifier. This BNC i s  connected 
directly to the front panel AMP IN BNC. 
M/R AMP (Mixerheiector Amplifier Output) BNC 
Provides positive or negative, monopolar or bipolar current pulses for use with an external 
multiple input mixer/router system or a variety of other spectrometer and signal gating 
configurations. 
-4- 
Note: Positive or negative output i s  selected by the internal INV/NON 
INV switch. This switch must be in the NON INV position when output 
i s  used with a muitiple input mixer//router system t is  this system wi!! only 
accept positive current pulse inputs. 
-5- 
BLOCK DIAGRAM DESCRIPTION 
Positive low-level signals at the AMP IN BNC are coupled through the F INE GAIN  
controi to an operational amplifier having a variable gaii; of two to four. The goin of 
the operational amplifier i s  determined by the ratio established by the setting of the 
FINE G A I N  control and the feedback resistor (FB1). The output of the operational 
amplifier i s  applied to the first differentiator circuit which i s  pole-zero compensated to 
cancel the undershoot effect of pulse differentiation. Signals from the first differentiator 
circuit enter the first operational integrator which has a fixed gain of eight. The output 
of the first operational integrator i s  coupled through the COARSE GAIN switch to the second 
operational integrator which has a variable gain of 0.5 to 8. The gain of the second 
operational integrator i s  determined by the ratio established by the setting of the COARSE 
GAIN switch and the feedback resistor (FB3). The output of the second operational 
integrator i s  coupled through the second differentiator circuit and the INV/NON I N V  
switch to another operational amplifier having a fixed gain of six. The output of this 
operational amplifier i s  applied to two output BNC's: AMP OUT which provides positive 
voltage pulses when the INV/NON INV switch i s  in  the NON I N V  position or negative 
voltage pulses when the INV/NON I N V  switch i s  i n  the INV position and M/R AMP which 
provides positive or negative current pulses again depending upon the positioning of the 
I NV/NO N I NV switch. 
Note: I f  the M/k AMP output i s  applied to the input of the 
ND-521 M/R Mixer/kejector Module, the INV/NON INV 
switch rnijct he in the NON INV position as the ND-530 M/R wi l l  
only accept positive current pulses. 
The second differentiator circuit can be removed by replacing its capacitor with the largest 
valued capacitor supplied. However, without the second differentiation, the maximum 
amplifier gain i s  increased by a factor of two from 800 to 1600. The RC shaping time 
constants can be varied by changing the values of the four capacitors i n  the two differentiator 
and integrator circuits. These capacitors are equipped with pin jacks for easy insertion 
or removal. 
-6- 
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TECHNICAL 
S PECl FI CAT1 0 N S 
ND-526 BIAS POWER SUPPLY 
The ND-526 BPS i s  an ultra-stable bias power supply de- 
signed specifically for operation of solid state detectors. 
It i s  housed in a standard AEC double width module and 
operates with standard, bin power supply voltages. De- 
tector operating potentials of up to 1400 volts D.C. are 
obtained by cnnversion of re!ntively low D.C. voltage 
from :he bin power supply :0_20KHz A.C. vo!tage by 
means of an electronic "chopper", the output of which i s  
coupled to a voltage multiplier. The output of the voltage 
mu Iti pl ier i s  shunted by series-con nected miniature gase- 
ous reference elements to provide an extremely stable 
source voltage for constant current loads. 
A ten-turn calibrated front panel control provides ad- 
justment of output voltage over a range of 0 to 1400 
volts. The maximum rate of change for output voltage 
adjustment i s  limited by a 0.5 second time constant. This 
protects both the detector and the preamplifier input 
from damage which may result from sudden adjustment- 
induced voltage changes. 
An A.C. RMS voltmeter i s  also included as a noise indica- 
tor for determining optimum detector voltage settings. 
It can also be used to determine which integrating and 
differentiating time constants of a linear pulse amplifier, 
such as the ND-524 LARC, provide optimum signal-to- 
noise ratio. 
BIAS SUPPLY 
Output Voltage: 
0-1400 volts D.C. 
Output Polarity: 
Positive (negative output obtained by relocating 
three internal jumpers). 
Output Impedance: 
100 K ohms. 
Output Noise: 
0.4 millivolts rms, from 2Hz to 4MHz. 
Bias Stability: 
Temperature - 0.007%/°C. 
A.C. Line Voltage - O.OOOS%/lO% change in line 
voltage. 
Bias Control: 
Ten turn potentiometer calibrated at 140 volts per 
turn. 
Output Time Constant: 
A 0.5 second time constant limits the maximum rate 
of change of output voltage. 
R M S  NOISE INDICATOR 
Input Impedance: 
Indication: 
1,000 ohms (D.C. voltage not to exceed t 15 volts). 
Front panel meter. 
Accuracy: 
10% 
Sensitivity: 
10 mv rms full scale, 100 mv rms full scale, and 1 
volt rms full scale, by means of a three position 
switch. 
Band Width: 
20 Hz to 2MHz. 
GENERAL 
Connectors: 
Bias Output - UG 931/U (MHV). 
RMS Input - UG 290/U (BNC). 
Power Requirements: 
+ 12 volts at 150 ma. 
-12 volts at 150 ma. 
-24 volts at 5 ma. 
Size: 
8.71" high x 2.68" wide x 9.7" deep (Standard AEC 
Double Width). 
Weight: 
4 poun'ds. 
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ND-525HRP HIGH RESOLUTION PREAMPLIFIER 
b x t r e m e l y  high resolution capabilities inherent in cooled 
%(Li) detectors are realized only to the extent of limits 
imosed by associated electronics, especially the neces- 
sarAcharqe-sensitive txeamdifier. The ND-525HRP i s  a 
Input Polarity: 
Either. 
Noise (Gel: 
I _  - 
high resoiution charge sensitive Preamplifier which pro- 
vides the high degree of performance consistent with 
state-of-the-art technique. 
Two selected field effect transistors (FET's), connected in 
parallel, are used in the input circuitry to provide excel- 
lent low noise performance. The ND-525 can also be 
supplied, at additional cost, with four parallel-connected 
FET's to provide greater low noise performance with de- 
tector capacitance exceeding 250 picofarads. A decay 
time constant of 55 microseconds, which i s  pole-zero 
compensated to minimize pulse undershoot effects, is  
provided by the charge-sensitive circuit group. The vol- 
tage output from the charge-sensitive group i s  amplified 
by a factor of four voltage sensitive group. A single com- 
ponent in this group can be changed to yield any am- 
plification factor from 2 to 16, if desired. 
Operating voltages can be obtained from the compan- 
ion ND-524LARC linear pulse amplifier preamplifier 
power output, or from a standard AEC bin power supply. 
CHARGE SENSITIVE GROUP 
Conversion Gain: 
54 mv/Mev (Ge). 
Less than 2 Kev at 10 pf, external capacitance. 
Noise Slope: 
Less than .04 Kev/pf, external capacitance. 
ND-525HRP High Resolution Preamplifier rear panel 
showing Output, Test, Bias, and Preamp Power con- 
nectors. 
Input Capacitance: 
Hot - 20,000 pf (minimum). 
Cold - 20 pf. 
Rise Time: 
50 x 10" sec at 0 pf, external capacitance. 
80 x 1 0-9 sec at 100 pf, external capacitance. 
150 x 10-9 sec at 1000 pf, external capacitance. 
Sensitivity Loss as a Function of Detector Capacitance: 
2% at 500 pf. 
5% at 1000 pf. 
Decay Time Constant: 
55 microseconds *2%. 
VOLTAGE SENSITIVE GROUP 
Voltage Gain: 
x4; standard (single) corn 
value from 2 to 16. 
Output Impedance: 
onent change give 
100 ohms * l %  D.C. coupled. 
Output Voltage: 
510  volts linear; *12 volts saturated into open 
circuit. 
* 5  volts linear; *6 volts saturated into 100 ohms. 
I GENERAL 
Output Polarity: 
Inversion of input. 
Less than 0.1 % for 0-1 0 volt output (unterminated). 
Integral linearity: I 
Temperature Stability: 
Connectors: 
0.005%/°C. 
Input - UG 931/U (MHV). 
Detector Bias - UG 931/U (MHV); Up to 2000 volts 
bias may be applied. 
Test - UG 290/U (BNC); An internal 1.0 pf *.25 pf 
test capacitor i s  provided. 
Output - UG 290/U (BNC). 
Power - Amphenol 126-21 8. 
Power Requirements: 
+24 volts at 20 ma. 
-24 volts at 20 ma. 
+ 12 volts at 30 ma. 
Size: 
7-1/8" long x 3" wide x 2" high, exclusive of con- 
nectors and mounting feet. 
1.25 pounds. 
Weight: 
BU)CK DIAGRAM OFND-525 e' 
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ND-524 LARC LINEAR AMPLIFIER 
The ND-524 LARC i s  a high performance linear pulse am- 
plifier specifically designed for high resolution nuclear 
pulse spectroscopy. It i s  especially well suited for applica- 
tion with solid state detectors where low noise, optimum 
pulse shaping, and excellent overload recovery are re- 
quired. When used with an cppropriate low noise pre- 
ampiiiier, the ND-524 provides ?he !inear amplification 
and pulse shaping necessary for high resolution multi- 
channel analysis with analog-to-digital converters such 
as used in the Nuclear Data Series 2200 and 3300 sys- 
tems. R.C. pulse shaping i s  provided by two independ- 
ently adjustable differentiators, and an independently 
adjustable double integrator. The first differentiator i s  
pole-zero compensated to minimize undershoot effects, 
and the integrator, which utilizes both passive and active 
elements, provides a more nearly gaussian response to 
imprcve :ignc!-to-noise ratio. 
Sectionalized construction facilitates insertion of discrim- 
inators, linear gates, timing pick-offs or other similar in- 
strumentation. The input section, which has a maximum 
gain of 256, contains the first differentiator and the am- 
plifier gain controls. Two independent output sections 
each have a fixed gain of four. The second differentiator 
i s  located within one of the two output sections, and the 
integrator location can be switch selected to precede either 
output section. If desired, the two output sections can be 
cascaded to provide a maximum amplifier gain of 4096. 
ine ND-524 i X K  , x c k ~ &  i- c. s!c!nc!crA AEC double 
width module, so that up to six units may be housed in 
a single AEC bin. A!! inputs and outputs appear on both 
the front and rear panels to simplify interconnection. A 
D. C. power output for operation of the companion ND- 
525 HRP high resolution preamplifier i s  also provided. 
_. 
SPECIFICATIONS 
Input 1 : 
Two BNC connectors (one front, one rear). Input ac- 
cepts positive or negative low level signals (D. C. level 
not to exceed 15 volts). Input impedance; 1000 ohms 
'-1 % for positive or negative signal. 
Input 2: 
Two BNC connectors (one front, one rear). Input ac- 
cepts positive or negative 0-10 volt signals (D. C. level 
not to exceed 15 volts). This input is  coupled to a final 
amplification section which has a fixed gain of X4. 
Input impedance; 1000 ohms - e l %  for positive or neg- 
ative signals. 
Polarity: 
For signals applied to INPUT 1; output i s  the same po- 
larity as input (non-inverted), or output i s  opposite 
polarity as input (inverted). 
Gain Capability: 
Gain of 1024 for output pulses with one integration 
and two differentiations of equal time constant. Gain 
i s  continuously adiustable over a range of 4-1024. The 
two output sections can be cascaded to provide a gain 
of 4096. 
Gain Stability: 
Less than 0.005% per degree C and 0.01% per 10% 
change in line voltage. 
Pulse Shaping: 
Double integration and two differentiations, with time 
constants independently variable in 2:l steps over a 
range from 0.1 to 6.4 microseconds. In addition, it i s  
possible to disable each differentiation and the double 
integration individually, so  that with all three dis- 
abled, the amplifier has an output rise time of 80 
nanoseconds and fall time of 10 milliseconds, for a 
step function input. 
Less than 8 microvolts, referred to input, for a singly 
differentiated - double* integrated pulse with 1.6 
microsecond time constant at all gains from 64-1024. 
Noise: 
lnteg ral linearity: 
Less than 0.1% over the output range of 0.1 to 10 
volts open circuited, or 0.05 to 5 volts into 100 ohms, 
either polarity. 
Differential linearity: 
Less than 0.4% over the output range of 0.1 to 10 volts 
open circuited, or 0.05 to 5 volts into 100 ohms, either 
polarity. 
Crossover Walk: 
Not more than *2  manoseconds for doubly differen- 
tiated pulses over full linear output range and not 
more than I+1 manosecond over full gain control 
range. 
Overload Performance: 
Double differentiated - double* integrated: Recovery 
to 1 %  of rated output in 2 non-overloaded pulse 
widths for an overload of 500 times for all time con- 
stants. 
Single differentiated - double* integrated: An over- 
load of 100 times produces an undershoot not greater 
than 5% of full scale for time constants up to 1.6 micro- 
seconds. 
*Double Integrator: consists of two ganged low pass 
filters with identical response, followed by a non- 
inverting amplifier with a gain which compensates for 
filter attenuation. 
Maximum Count Rate: 
No limitation on count rate. 
Pole Zero Compensated: 
The first differentiator i s  compensated for undershoot 
effects at all selected time constants. Optimum input 
decay time for pole zero compensation i s  55 micro- 
seconds *5%. 
output 1 : 
Two BNC connectors (one front, one rear) provide a 10 
volt, open circuit, output signal. Impedance i s  100 
ohms * 1 % ,  short circuit protected. The two outputs 
have a common source impedance of 0.2 ohms. 
output 2: 
Two BNC connectors (one front, one rear) provide a 
10 volt, open circuit, output signal. Impedance i s  100 
ohms 2 1  %, short circuit protected. The two outputs 
have a common source impedance of 0.2 ohms. 
Connectors: 
All signal connectors BNC, duplicated on front and 
rear panels. Preamplifier D. C. power connector Am- 
phenol, type 126-218, located on rear panel. 
Power Requirements: 
+24 volts at 110 ma. 
- 24 volts at 1 10 ma. + 12 volts at 60 ma. 
Size: 
8.71" high x 2.68" wide x 9.7" deep (Standard AEC 
Double Width). 
Weight: 
Approximately 2 pounds and 8 ounces. 
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ND-522 SCA SINGLE CHANNEL ANALYZER 
The ND-522 Single Channel Analyzer module generates 
an output whenever a linear input signal satisfies the 
pulse height requirements imposed by the LOWER LEVEL 
and UPPER LEVEL discriminators. These discriminators may 
be operated in one of three modes, as determined by the 
front panel Mode switch, and their discrimination level i s  
adjusted by two ten-turn front pane! contro!~. Provisions 
for timing the occurence of an output signal by either in- 
ternally generated strobe pulses, externally applied strobe 
pulses, or an internally generated reset with externally 
applied strobe pulses for coincidence timing, are provided 
by means of a Strobe mode switch. The strobing capabili- 
ties provided by this analyzer enable it to be used in a 
wide variety of coincidence or anti-coincidence gating 
systems. 
A unique feature of the ND-522 SCA is  the variable output 
delay timing obtained with internal strobe operation. The 
front panel Delay control allows the operator to delay the 
internal strobe pulse from 0.5 to 10 microseconds with 
respect to the onset of leading edge of discriminator trig- 
gering. In coincidence gating systems, where linear sig- 
nals (up to 10 microseconds rise and fa l l  time constants) 
must be handled, no additional linear signal delay circuits 
are required since input pulse width imposes no restric- 
tions on discriminator triggering. 
Single Channel Analyzer Input 
Signal Requirements Front panel BNC accepts positive 
monopc!ar or ini?ia!!y positive bi-polar amplifier out- 
puts to +_I5 volts. Input rise times .05 to 10 micro- 
seconds with less than 0.1 % sensitivity change. 
Input Impedance 1,000 ohms, A.C. coupled, long time 
constant. D.C. coupling is recommended for bipolar 
pulse and pulses greater than +12 volts. 
Integral Upper Level Discriminator (delta E) is dis- 
abled. The only criteria for pulse acceptance being an 
amplitude exceeding the Lower Level Discriminator 
threshold (E) setting. 
Independent Both E and delta E discriminators operate 
separately. Pulse acceptance occurs when the pulse 
amplitude lies between E and delta E settings. . 
Differential Delta E operates with respect to E. Pulse 
acceptance occurs when the pulse amplitude lies be- 
tween E and delta E. 
Lower Level Discriminator 
Mode Switch 
Range From 100 millivolts to 10 vo!ts in a ! !  three oper- 
ating modes. 
Integral linearity 0.3% over the range from 100 milli- 
volts to 10 volts. 
Upper Level Discriminator 
Range From 100 millivolts to 10 volts in the Independ- 
ent Mode and from E to E +2 volts (i.e., 0% to 20% 
window) in the Differential Mode. 
Integral Linearity 0.3% for both Independent and Dif- 
ferential Modes. 
Differential linearity Does not exceed 1 % of window 
width. 
Generates a strobe pulse when input signal exceeds 
its threshold. Internal Strobe Discriminator Threshold 
is referenced to the Lower Level Discriminator Thres- 
hold; an internal trimpot provides continuous control 
of this bias from 0.35 E to E. A front panel delay con- 
trol enables the actual strobe operation to occur at any 
time from 0.5 to 10 usec after Internal Strobe Discrim- 
inator triggering. 
Internal Internal strobe discriminator determines tim- 
ing of SCA output signal in relationship to the setting 
on the front panel Delay control. 
External When in External strobe an SCA output sig- 
nal is  generated after a suitable strobe pulse i s  ap- 
plied. The strobe pulse may be applied at any time 
after the E discriminator triggers. 
Internal Reset Internal strobe discriminator resets the 
E and delta E discriminators as in normal Internal 
strobe operation, but the single channel analyzer anti- 
coincidence gate must be strobed with an external 
pulse within the time period set on the front panel 
Delay control, if an SCA output signal is to be gener- 
ated. Delays up to 30 microseconds may be obtained 
with additional capacitance. 
Internal Strobe Discriminator 
Strobe Switch 
External Strobe Input 
Signal Requirements Rear panel BNC accepts a 3 volt 
to 10 volt positive pulse. 
Impedance Approximately 400 ohms, A.C. coupled. 
Pulse Shape Minimum width 20 nanoseconds. Lead- 
ing edge used for timing and should be fast, i.e. 
10-20 nanoseconds rise time, for minimum single 
channel output time jitter. 
Single Channel Analyzer Output 
Signal Characteristics Front panel BNC delivers a 10 
volt positive rectangular pulse. 
Impedance 50 ohms, A. C. coupled. 
Pulse Shape 300 nanoseconds FWHM; 15 nanosec- 
onds rise time, 15 nanoseconds fa l l  time. 
Pulse Pair Resolution 
Approximately 0.6 microseconds in internal strobe. 
Coincidence Output 
Signal Characteristics Rear panel BNC provides a 6 
volt positive rectangular pulse when D.C. coupled to 
the COINC/ANTI-COINC input of either a Series 2200 
or 3300 Nuclear Data analyzer. A 2 volt positive rec- 
tangular pulse may be obtained by changing the po- 
sition of two wires. 
Pulse Shape Nominally 6 microseconds FWHM, a 
single component change allows output pulse widths 
from 1 to 10 microseconds. 
Anti-Coincidence Output 
Signal Characteristics Rear panel BNC provides a 6 
volt negative rectangular pulse when D.C. coupled to 
the COINC/ANTI-COINC input of either a Series 2200 
or 3300 Nuclear Data analyzer. A 2 volt negative 
rectangular pulse may be obtained by changing the 
position of two wires. 
Pulse Shape Nominally 6 microseconds FWHM, a 
single component change allows output pulse widths 
from 1 to 10 microseconds. 
General 
Power Requirements +24 vdc at 25 ma + 12 vdc at 200 ma 
-12 vdc at 50 ma 
-24 vdc a t  3 ma 
Size 8.71" high x 1.34" wide x 9.7" deep (standard 
AEC single width). 
Weight Approximately 2 pounds. 
Part Number 
74-0 1 10 
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SERIES 3300 ANALOG TO DIGITAL CONVERTER 
The Analog to Digital Converter Module (ADC) is de- 
signed primarily for processing of amplitude-modulated 
signal pulses, such as encountered in nuclear pulse height 
analysis. It contains an analog-to-digital converter and a 
twelve-bit address scaler that provide resolution of up to 
4096 channels in-line. 
Data acquisition efficiency is  enhanced by a 16 megacycle 
digitizing rate which significantly reduces ADC dead time 
effects. The digitizing oscillator is  crystal-controlled to 
ensure high long term stability. If desired, the ADC can 
be operated to accept input signals only when externally 
generated coincidence gating pulses are supplied. 
Analog Conversion Gains 
1 I L O ,  nn 256, 512, 1024, 2048, and 4036 addiesses full 
scale. 
Direct Access Signal Input 
Pulse Requirements 
Amplitude: 
Polarity: Positive. 
Rise Time: 0.1 microsecond minimum, 5 micro- 
Duration: 0.5 to 3 microseconds. 
Amplitude: 
Polarity: 
0 to 10 volts nominal a t  minimum 
zero level. 
seconds maximum. 
P I  A c ____ I  n P P : - - - I  n _____- 
JIUW M.L. a i iu  W.L. aiyiiai ncquiicii~cii~a 
0 to 10 volts nominal a t  minimum 
zem !eve!. 
Positive (a D.C. offset can be intro- 
duced for analysis of bipolar signals 
of up to 10 volts peak-to-peak ampli- 
tude). 
Input Impedance - Approximately 2 kilohms. 
10 Volt Signal Input (Delayed) 
Pulse Requirements 
Amplitude: 0 to 10 volts nominal a t  minimum 
Polarity: Positive or bipolar. 
Rise Time: 0.1 microsecond minimum, 5 micro- 
Duration: 0.5 to 3 microseconds. 
zero level. 
I seconds maximum, exponential. 
Internal Delay - 1.25 microseconds. 
Input Impedance - Approximately 2.2 kilohms. 
100 Volt Signal Input (Delayed) 
Pulse Requirements 
Amplitude: 
Polarity: Positive or bipolar. 
Rise Time: 0.1 microsecond minimum, 5 micro- 
0 to 100 volts nominal a t  minimum 
zero level. 
seconds maxi mum, exponen tia I. 
Duration: 0.5 to 3 microseconds. 
Internal Delay - 1.25 microseconds. 
Input Impedance - Approximately 22 kilohms. 
Coincidence Input 
Signal Requirements 
Amplitude: +2 to +8 volts. 
Polarity: Positive. 
Duration: 0.1 microsecond minimum. 
Input Impedance - Approximately 1 milliampere 
SINK (DTL Logic). 
Conversion Time (PHA) 
.0625N microsecond, where N is equal to the num- 
ber of address advances produced for a given am- 
plitude or duration, plus X + 512 microseconds, 
where X is  equal to the selected analog conversion 
gain. 
linearity 
Integral 
Better than 0.1% over the top 99% of full scale. 
Differential 
Less than 1% deviation from mean channel width 
over top 99% of full scale. 
Zero level 
Adjustable from 0 to 100% of full scale. 
Threshold 
Adiustable from 0 to 25% of full scale, as selected 
by a front panel control. 
Adjustable from 75% to 100% of full scale, as se- 
lected by a front panel control. 
Upper level 
Stability 
Time 
Less than one channel drift per day at  stable 
ambient temperature. 
Less than 0.1% zero drift and 0.2% gain drift per 
5OC increase from 15°C to 40'C. 
Temperature 
CS SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE 
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SERIES 3300 ADC PROGRAM 
The ADC Program Module establishes the logical condi- 
tions for a variety of operations with either one or two 
Analog-to-Digital Converter Modules (ADC's). Operations 
which can be selected include single parameter analysis 
with either the X ADC or Y ADC, two parameter analysis 
with both the X and Y ADC's, two parameter operation 
with periodic singles spectra sampling, time-shared singie 
parameter analysis (digiplex) with both ADC's, externally 
controlled digiplex, spectrum multiscaling and routing. 
Two time reference oscillators, one for the X ADC and 
the other for the Y ADC, are provided for experiment 
timing. Either clock or live timing, with a wide range of 
reference units, can be selected. A fixed dead time for 
each ADC conversion gain factor can also be selected, 
i f  desired. 
Memory address lamps are included to provide a binary 
indication of storage location. In addition, dead time in- 
dication i s  provided by a percent losses meter. A front 
panel control enables selection of dead time indication 
for either the X ADC, the Y ADC, or a combination of 
both. 
ADC Operation 
X: Single parameter analysis with X ADC. 
Y: Single parameter analysis with Y ADC. 
MPA: Two parameter analysis with both X and Y 
ADC's. 
Singles Sampling: Two parameter analysis with pe- 
riodic sampling of singles from X ADC and Y ADC, 
with singles stored in X=O plane and Y=O plane, 
respectively. 
Digiplex 2: Single parameter analysis, with time- 
shared memory storage for data from the X ADC 
and the Y ADC. 
External Digiplex: Time-shared single parameter anal- 
ysis with external control. 
Spectrum Multiscaling: Time-sequenced single para- 
meter analysis, with separate storage for the spec- 
trum acquired during each dwell period. 
Routing: Single parameter analysis with time-shared 
ADC and separate storage for data from the X ADC 
for up to four inputs. 
X & Y l ime Units 
0.1, 1, 10, 100 l K ,  or 10K minutes. An external 
time base can also be introduced, or the internal 
reference osciilator can be turned off, if desired. 
Time Reference Stability 
24 hours; Less than 0.01% deviation a t  constant 
ambient temperature. 
Temperature: Less than 0.1% deviation per 10°C 
increase from 5OC to 45OC. 
Better than 0.5% at input count rates of 5,000 pulses 
per second, with experiment times for adequate 
probability statistics. 
14 bits, scale of 16,384-1. 
Live Time Accuracy 
Memory Address Indication 
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SERIES 3300 DATA HANDLING MAIN FRAME AND 
STORAGE CONFIGURATION 
The nucleus of the basic Series 3300 Analyzer System is  
a modular data handling unit. It consists of a main sig- 
nal distribution frame and modules associated with data 
handling functions. The signal distribution frame, which 
provides the mechanical and electrical facilities for ac- 
ceptance of the modules, also incorporates digital cir- 
cuitry required for data processing and related opera- 
tions. Construction of the signal distribution frame i s  
such that it can be housed in a standard relay rack or 
other similar enclosure. 
Modules included in the basic Series 3300 Data Handling 
Unit are Master Control, Read-ln/Out Control, Analog 
Display Configuration, and Storage Configuration. The 
Storage Configuration Module, which determines the 
siorage forma: of data supp!ind by the System Data Ac- 
quisition Unit, can be replaced by other input data con- 
ditioning modules such as "Digital Band Selector" and 
"Region of Interest". A vacant module housing is  also 
included with the basic Series 3300 Data Handling Unit. 
Its position can be occupied by a module such as a com- 
puter interface or an automatic program sequencer, if 
expansion of system capabilities i s  desired. 
DATA HANDLING MAIN FRAME 
Logic levels 
SiuiiJuId !c,gi; !=s.c!r. ef ;.!#-IS c i u  !+A! volts for a 
logical "one" or true condition, and zero (0) volts 
for G Icgica! ''zerd' or false condition are used 
throughout to facilitate system testing and to sim- 
plify interfacing, if required. 
Address Register 
The Address Register can retain sixteen bits of bi- 
nary information. It can accept up to fourteen bi- 
nary bits of information by means of parallel trans- 
fer, and provides parallel access to each bit for 
transfer out purposes. Up to fourteen of the least 
significant bits are used to locate storage locations 
in the System Memory. The two most significant bits 
are used exclusively for operations associated with 
the system display function. 
In addition, the Address Register will scale at rates 
of up to one megacycle per second (1 MHz) and 
will operate as a shift register for system display 
functions. 
Memory Register 
The Memory Register can retain up to twenty bits 
of binaiy info:r?laticn. It will operate as an add or 
subtract scaler at rates of at least one megacycle 
per second (1 MHz). It provides binary information 
for storage in the System Memory during memory 
"write" operation, and accepts information of the 
same bit content during memory "read" operation. 
Information can also be entered into the Memory 
Register by means of parallel transfer, and parallel 
access i s  provided for transfer out purposes. 
Data Processing Register 
The Data Processing Register accommodates up to 
twenty-four bits of binary or binary-coded decimal 
information. It will operate as either an add or sub- 
tract scaler, and forward or backward shift register. 
It i s  used in the modification of stored data during 
operations such as integration, stripping, and alge- 
braic addition with data read from external sources. 
In addition, the Data Processing Register i s  used in  
the formatting and binary to binary-coded decimal 
conversion of data for appropriate readout devices. 
It i s  also used in the reverse operation of conversion 
and formatting of data read in from external 
sources for memory storage or algebraic addition 
with previously stored data. 
Serial Binary Adder 
A Serial Binary Adder circuit is included for use in 
operations such as integration, stripping, and olge- 
braic addition of read-in data with stored data. 
Main Control Circuits 
All flip-flops associated with the main operating 
modes of the system, i.e., Accumulate, Display, 
Readout, Stop, etc., are included. 
Register Buffers 
All buffers required for operations with the Address 
Register, Memory Register, and Data Processing 
Register are included. 
Readout Timing Control 
a. Digital Readout and Read-in 
A timing control scaler for generation of program 
pulses during digital readout and read-in opera- 
tions i s  included. 
b. Magnetic Tape Readout and Read-in 
A timing control scaler for generation of program 
pulses during magnetic tape readout and read- 
in operations i s  included. 
Digital Readout and Read-in Solenoid Drivers 
The solenoid drivers required for operation of ap- 
propriate digital readout and read-in devices i s  
included. 
Input/Output Connectors 
Connectors are provided on a rear apron for cabling 
to and from the Data Acquisition Section, to and 
from the System Memory, to and from a Magnetic 
Tape Control Main Frame, to and from an external 
programmer, and to and from the System Power 
Supply. Also provided are connectors for operation 
of a high-speed parallel printer, paper tape punch, 
paper tape reader, typewriter, display oscilloscope, 
and X-Y recorder. Facilities for operation of a high- 
speed point plotter are also included. 
Printed in U.S.A. 3/67 
Synchronization Points 
A rear apron switch enables selection of oscillo- 
scope synchronization points for system test and 
checking. 
For digital readout, disabling of non-significant 
zero suppression for negative number obtained by 
over-subtracting can -be selected by a rear apron 
switch. 
Sign Identification 
STORAGE CONFIGURATION MODULE 
Program Receptacle 
A front panel program board receptacle accepts a 
variety of pre-wired program plugs which establish 
the storage configuration of the memory. Storage 
configurations are 2" x 2" where 2" can be any 
binary multiple, providing the product of the two 
multiples does not exceed the number of channels 
in the system memory. 
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SERIES 3300 MASTER CONTROL 
The Master Control Module contains facilities for estab- 
lishing the primary operating modes of the Series 3300 
System. In conjunction with the Data Handling Main 
Frame, i t  provides the facilities for all data processing 
functions, After data has been acquired, it can be sub- 
jected to operations such as spectrum stripping, integra- 
tion, differentiation, multipiication, and transfer from 
one selected memory group to another. 
Front panel controls enable digital selection of memory 
groups and channels for data storage, display, process- 
ing, and readout. Display intensification and digital 
blanking aid in determining area of interest location. 
The digital channel selection range is  continuous down 
to one channel. Digital group size can be selected in 
binary steps down to 64 channels. 
Logical programming for both pulse height analysis and 
multichannel scaling operation is  another standard capa- 
bility. In addition, a unique "Scan Master" feature en- 
ables stored data to be paraded through an expanded 
display window for closer examination. Only those data 
channels within the expanded window are addressed, 
providing a high scan rate regardless of window loca- 
tion. 
Main Mode Selection 
Illuminated pushbuttons establish the main opera- 
ting modes of the system, i.e., Anaiyze, Siop, u l d  
Readout. 
Sub-Mode Selection 
Illuminated pushbuttons establish operational sub- 
modes subordinate to each main operating mode. 
These include: 
DISPLAY - before, during, and after accumula- 
tion. During accumulation of data, display i s  pro- 
vided prior to and after analysis of each event. 
ADD/SUBTRACT - establishes whether data wil l 
be added to or subtracted from that previously 
stored in the System Memory. 
TEST - provides a programmed add-one input to 
each channel of the memory interrogated during 
display operation. Add-one or subtract-one can 
be selected by means of the ADD/SUBTRACT Con- 
trol. 
PHA/MCS - PHA establishes the logical program- 
ming for pulse height analysis, MCS; the logical 
programming for m u I ticha nnel scaling. 
SINGLE/MULTI - SINGLE determines that, during 
display operations only one or two selected mem- 
ory groups from the X-Axis channels will be in- 
terrogated; during readout, only one selected 
memory group will be interrogated; MULTI deter- 
mines that all channels will be interrogated. 
INTERNAL/EXTERNAL - INTERNAL enables man- 
ual selection of certain control functions, i.e., 
Analyze, Stop, Readout, Add/Subtract, and Data 
Reduce. EXTERNAL enables these functions to be 
externally programmed. 
DIGITAL BLANK - increases the rate of display to 
provide optimum viewing of data digitally se- 
lected for area of interest intensification. 
DATA REDUCE - initiates operation, as deter- 
mined by the INTEGRATE/DIFFERENTIATE // 
TRANSFER/STRIP Control. 
Control - INTEGRATE/DIFFERENTIATE enables se- 
lection of contiguous channels for either integra- 
tion or differentiation of data stored within those 
channels. TRANSFER/STRIP enables data from a 
selected memory group to be multiplied by a 
constant, and then added to or subtracted from 
data in another memory group. 
A multiplication constant indicator is provided by 
the first channel of each transfer group. The 
multiplication constants provided are 10, 1, 0.1, 
0.01, and 0.001. Transfer also enables data read 
in from external sources to be added to, or sub- 
tracted from a selected memory group. 
INTEGRATE/DIFFERENTIATE//T R A  NSF E R / S T  R I P 
Memory Group Selection 
Group size can be selected in binary steps (2") from 
64 to the maximum number of channels provided 
by the System Memory. 
One channel or a selected band of channels in each 
memory group can be selected for digital intensi- 
fication during display operation. 
Channel Selection 
Arithmetic Decoding Resolution 
In linear display, nine-bit decoding of digital arith- 
metic data provides resolution of up to 1 part in 
512. Display ranges are provided in binary steps 
(2") from 256 to the maximum capacity of the Sys- 
tem Memory. 
Display Overlap 
Stored data in two selected memory groups can be 
overlapped and normalized. 
Automatic Programming 
A control is  provided for selection of three different 
program sequences: 
1. Accumulate data for a preset time and then 
stop. 
2. Accumulate data for a preset time and then 
automatically read out stored data non- 
destructively. 
3. Accumulate data for a preset time, read out 
stored data destructively, and then repeat the 
same sequence until stopped by the operator. 
Preset live Times 
For data accumulation in pulse height analysis, pre- 
set live time units are provided in binary steps (2") 
from 1 to 16 for an 18-bit memory word length or 
from 1 to 64 for a 20-bit memory word length. Live 
time units can be from .1 to 10K minutes, or some 
other externally determined increment, as estab- 
lished by the Data Acquisition Section of the system. 
A setting of infinity on the Preset Live Time Control 
enables data acquisition to continue indefinitely 
until stopped by the operator. 
Logarithmic display, either with or without a decade 
calibration pattern, can be selected. Decade cali- 
bration levels up to the most significant digit of 
maximum memory capacity are generated inter- 
nally to facilitate display calibration. 
A selected portion of the display can be expanded 
horizontally by a factor of ten to twenty as deter- 
mined by a factory set level. Only the selected por- 
tion of the display i s  scanned to provide optimum 
viewing. 
The memory, or selected portions thereof, can be 
cleared to zero only when two electrically inter- 
locked pushbuttons are pressed simultaneously. 
This prevents inadvertent loss of data when one 
pushbutton i s  contacted accidentally. An indicator 
which physically separates the pushbuttons i s  illumi- 
nated when both are pressed. 
logarithmic Display 
"Scan Master" Display Expansion 
Memory Erasure interlock 
Display Oscillators 
Two display oscillators are included: (1) an ad- 
dress advance oscillator and (2) a shifting oscilla- 
tor for logarithmic and linear display of arithmetic 
data. 
Decade Pattern Generator 
A decade pattern generator i s  included for calibra- 
tion purposes in logarithmic display. 
Digital to Analog Converters 
Circuitry for decoding digital address and arith- 
metic data to an analog equivalent for display and 
readout operation i s  included. Decoded analog vol- 
tages are supplied via driver amplifiers. 
"Scan Master" Generator 
The circuitry associated with the generation of "Scan 
Master" horizontal display expansion is  included. 
Memory Group 8 Channel Select Gates 
Logical gating circuitry for memory groups and 
channel region of interest selection i s  included. 
Display Selection Control Gates 
Logical gating circuitry for selection of various dis- 
play operations i s  included. 
The circuitry associated with the generation of dis- 
play overlap for two selected memory groups is  
included. 
Punched Tape Shorthong Leader 
Display Overlap Generator 
The circuitry associated with the generation of 
either a long or short leader for punched paper tape 
readout i s  included. 
lamp Drivers 
lamp driver circuitry for the illuminated indicators 
i s  included. 
Address ldentif ication Generator 
Circuitry associated with the identification of mem- 
ory group and channel region of interest for digital 
readout i s  included. 
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SERIES 3300 ANALOG DISPLAY CONFIGURATION 
The Analog Display Configuration Module provides an 
exceptional degree of data-viewing versatility. It also 
provides a totally new display generation technique 
which resolves the problem of presenting large numbers 
of storage channels (words) at one time with a minimum 
of fiicker effect. This i s  accomplished by means of unique 
quasi-random address selection circuitry. 
Three basic methods of display can be selected: slice, 
with counts proportional to degree of vertical point dis- 
placement as a function of either of two input parame- 
ters; isometric, with counts proportional to degree of 
vertical point displacement as a function of two input 
parameters; and contour, with displacement a function 
of two input parameters. Either logarithmic or linear 
point displacement and point intensification can be 
selected for all display methods except the Z axis in 
logarithmic. In addition, decade calibration points can be 
superimposed on the logarithmic slice and isometric dis- 
plays to aid in count level determination. 
A feature which i s  especially useful in isometric display 
i s  a facility for rotating the analog presentation through 
360' about i t s  axis of symmetry. This makes it possible 
to observe energy relationships which may not be visible 
at some viewing angles. 
During static display, data can be presented by high 
speed sequential scanning or by the quasi-random se- 
lection technique, as derermineci Ly  u f c ~ f i ;  ~ G K G !  2~:- 
trol. During accumulation, even at extremely low count- 
ing rates, the viewing of data i s  greatly enhanced by ?he 
quasi-random technique. 
Types of Display 
The following types of display can be selected: 
XZ - When SINGLE or MULTI submode operation 
has been chosen, display points are displaced ver- 
tically in linear or logarithmic relationship to the 
arithmetic data stored in each channel. 
YZ - When MULTI submode operation has been 
chosen, each display point i s  displaced vertically in 
linear or logarithmic relationship to the arithmetic 
data stored in all channels of successive Y-axis 
slices. 
CONTOUR - When MULTI submode operation has 
been chosen, display points represent the coordi- 
nate intersection of the X parameter (relative chan- 
nel within a group) and the Y parameter (memory 
groups). Controllable count level discrimination pro- 
vides selective blanking of displayed data points. 
ISOMETRIC - Graduated displacement of horizontal 
disploy axes (relative chafinels within c group) and 
vertical display axes (memory groups) with data 
points displaced vertically in linear or logarithmic 
relationship to the arithmetic data stored in each 
absolute channel. 
isometric Display Rotation 
The Isometric Display can be rotated 360' about 
its axis of symmetry in graduated steps of 15' to 
facilitate interpretation of two parameter data. 
Display Position & Gain Control 
Vertical and horizontal gain and position control i s  
provided. 
A region of interest can be intensified by analog or 
digital selection for either closer examination or 
readout purposes. 
Region of interest Intensification 
X-Y-Z Analog Intensification Generators 
Circuitry is included for analog selection and gen- 
eration of area intensification. 
Display & Analog Readout Amplifiers 
Operational amplifiers for generation of analog de- 
flection signals are included. 
Post Voltage Regulators 
Additional voltage regulation for analog display 
and readout circuitry i s  included to provide high 
stability and clarity in analog presentation. 
I 
i 
I 
i 
1 
I 
I, 
i 
I 
I 
Printed in U.S.A. 3/67 
~~ 
TECHNICAL ' S PECl FICATIONS 
- 
I 
NUCLEAR DATA INC. 
100 West Golf Road 
Palatine, Illinois 60067 
Phone A.C. 31 2 .  529-4600 
SERIES 3300 READ-lN/OUT CONTROL 
The Read-ln/Out Control Module provides control facili- 
ties for readout of stored data from the System Memory 
via a wide variety of analog and digital output devices. 
Included are facilities for high speed analog recorders, 
the IBM Model B Output Typewriter, the ND-316 Auto- 
finger/lBM 721 Selectric Typewriter combination, Tally 
Paper Tape Perforator, and, upon request, high speed 
parallel printers. High speed magnetic tape readout of 
arithmetic data (counts) via an external Magnetic Tape 
Control Unit and tape transport can also be selected. 
Control facilities for read-in of data via either a Tally 
Paper Tape Reader or an external Magnetic Tape Control 
Unit and tape transport are also included. In addition, 
front panel controls are provided for selection of address 
identification and arithmetic data sequence during digi- 
tal readout. 
Punched paper tape readout format conforms to the 
American Standard Code for Information Interchange, 
unless otherwise specified at time of purchase. Arith- 
metic data i s  punched in 1-2-4-8 binary-coded decimal 
form. An internal switch enables selection of either 
ASCII Code or IBM Code for punched paper tape read-in. 
In conjunction with the Master Control Module and the 
Analog Display Configuration Module, a front panel 
coniroi alluhles ik:~ k he +linlly <elected for readout. 
The visual selection i s  accomplished by either digital d is-  
crimination with !he Master Control Module, or by ana- 
log discrimination with the Analog Display Configura- 
tion Module. 
Analog Readout Speed 
Determined by maximum rate of plotter (typically 
20 points per second for Houston 6550). 
Digital Readout Speed 
IBM Model B Typewriter: 10 characters per second; 
non-significant zeros are suppressed. 
ND-316 Autofinger/lBM 721 Selectric: 12 characters 
per second; non-significant zeros are suppressed. 
Tally Paper Tape Punch: 60 characters per second 
(1 20 characters per second upon request). 
Parallel Printer: Determined by maximum rate of 
printer (30 lines per second for Franklin Model 1230). 
Tally Paper Tape Reader: 60 characters per second 
(1 20 characters per second upon request). 
Digital Read-in Speed 
Address Identification 
Address Identification during readout can be se- 
lected for either every tenth channel or every chan- 
nel. It can also be disabled, if desired. 
Data Sequence Selection 
When address identification of data to be read out 
has been selected, the format can be chosen as 
follows: 
XZ - Arithmetic data read out from each address 
location i s  preceded by either an absolute channel 
number, or the relative channel number within a 
selected memory group size, depending on whether 
single or multi submode operation has been selected 
at the Master Control Module. 
XYZ - Arithmetic data is preceded by  (1) the rela- 
tive channel number within a selected memory 
group size (X), and (2) the consecutive number of 
the group (Y) being read out. 
YXZ - Arithmetic data i s  preceded by (1) the con- 
secutive number of the group being read out (Y) 
and (2) the relative channel number within a se- 
lected memory group size (X). 
YZ - Arithmetic data i s  preceded by the consecutive 
number of the group being read out. 
A facility i s  provided to enable readout of only that 
data chosen by region of interest display intensifi- 
cation. 
Visual Readout Selection 
Punched Tape Readout Code 
Data i s  read out with ASCII Code, unless otherwise 
specified at time of purchase. Either an IBM com- 
patible or ASCII Code can be selected for read-in of 
data with punched paper tape. 
Type/Punch/Read Timing Generator 
A timing generator i s  included which programs the 
sequence of operations for readout with either a 
typewriter or paper tape perforator, or read-in 
with a paper tape reader. 
Zero Suppression Generator 
Circuitry i s  included for suppression of non-signifi- 
cant zeros during typewriter readout. 
B.C.D. to Decimal Decoder 
Four-line B.C.D. to ten-line decimal decoder circuitry 
for typewriter readout i s  included. 
Punched Paper Tape Coder 
Coding circuitry i s  included to encode punched pa- 
per tape format during readout, and to decode 
punched paper tape format during read-in. 
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SERIES 3300 SYSTEM MEMORY Unit 
The System Memory Unit i s  a coincident current magnetic core type. 
supplied by System Data Acquisition Units, or other external sources, and to supply this data for either 
further processing or readout upon command, Storage capacity can be either 4096 twenty-bit words, 
16,384 eighteen-bit words, or 16,384 twenty-bit words, as specified when ordered, The time required 
to complete a ful l  read-add one-write storage cycle for one word of data i s  four microseconds. 
I t s  function i s  to store data 
Included in  the System Memory Unit are a magnetic core stack, memory drive circuitry, and associated 
address selection circuitry. Straight binary address and arithmetic coding are used to achieve the most 
efficient uti l ization of the core stack and associated binary circuits. 
Number of Words (Channels) 
The memory can store up to 4096, 8192, or 16,384 words of binary data, as specified when ordered. 
Word Length 
4096 -- Up to twenty binary bits of information can be stored at each word location. 
a maximum capacity of 1,048,575 counts for totalization of data. 
This provides 
16,384 -- Either eishteen nr twenty binary bits of information can be stored at each word location, 
as specified when ordered. This provides a maximgm capacity of 262,143 or 1,048,575 counts tor 
totalization of data. 
Storage Cycle Time 
One word of data i s  extracted from the memory, modified, and then re-inserted within four (4) micro- 
seconds (Read, Add-1 , Write). 
Sense Amplifiers and Strobe 
4096 -- The memory contains twenty sense amplifiers and strobe circuitry used in reading informa- 
t ion from the magnetic core stack. 
16,384 -- The memory contains either eighteen or twenty sense amplifiers and strobe circuitry used 
in reading information from the magnetic core stack, as specified when ordered. 
Inhibit Circuits 
4096 -- The memory contains twenty inhibit circuits used i n  writing information into the magnetic 
core stack. 
16,384 -- The memory contains either eighteen or twenty inhibit circuits used in writing information 
into the magnetic core stack, as specified when ordered. 
Word Selection 
The memory contains the word selection circuitry used i n  writing information into and reading informa- 
tion out of the magnetic core stack. 
Data Retention 
N o  more than one word of data w i l l  be dropped i f  a power failure occurs, or i f  the power i s  turned 
off when the system i s  not in the STOP mode. 
Temperature Range 
The memory w i l l  operate satisfactorily within the range of 1 5 O  to 35' Centigrade. 
Size 
14" high x 19" wide x 22" deep. 
Weight 
35 pounds. 
-
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SERES 3300 SYSTEM POWER SUPPLY 
The Series 3300 System Power Suppmj provides al l  nec- 
essary voltages for operating the Series 3300 System 
analyzer. Features include a meter for monitoring a l l  
voltages and indicator lamps for overload conditions, high 
temperature conditions and A.C. line. Automatic shutoff 
is provided when overload or high temperature condi- 
tions are encountered. All voltages are screwdriver ad- 
justable from the rear panel. 
Power Requirements 
Approximately 760 watts. 
Line Voltage Requirements 
1 15 volts A.C. _+lo%, 60 Hz. 
220 volts A.C. (available upon request), 50 or 60 Hz. 
outputs 
+6 volts D.C. at 12 amperes. 
-6 volts D.C. a t  6 amperes. 
+ 15 volts D.C. at 2 amperes. 
-1 5 volts D.C. at 2 amperes. 
+22 volts D.C. at 2.5 amperes. 
-22 volts D.C. a t  2.5 amperes. 
+48 volts D.C. at 1.5 amperes. 
-48 volts D.C. at 0.5 amperes. 
Ripple 
Less '..,an 10 millivolts peak-to-peak on a l l  outputs. 
Tern peratu re Range 
The power supply will operate satisfactorily within 
the range of 0" to 50" Centigrade. 
Regulation 
Output load Line Output Load line 
+6 VDC 0.5% 0.25% +22 VDC 0.1% 0.1% 
-6 VDC 1.0% 0.5% -22 VDC 0.1% 0.1% 
+15 VDC 0.2% 0.1% +48 VDC 0.1% 0.05% 
-15 VDC 0.2% 0.1% -48 VDC 0.1% 0.05% 
Fusing 
The line input is fused with two 10-ampere slow blow 
fuses. All outputs are electronically fused. 
Weight 
Approximately 67 pounds. 
Dimensions 
Approximately 17" wide x 7" high x 21" deep. 
Part Number 
74-0064 
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SERIES 2200 OR 3300 TIME OF FLIGHT 
This NIM compatible Digital Time of Flight Module is  a 
highly accurate and versatile unit that can be used with 
the Series 3300 or 2200 System Analyzer (as specified 
when ordered) to measure one-quarter microsecond mini- 
mum chsnnel widths when performing operations such as 
encsvntered i r !  neutmn time of flight measurements. Pulse 
width analysis and single pulse analysis experiments may 
also be performed as selected by a front panel switch. A 
32 MHz, crystal controlled oscillator minimizes channel 
time jitter and insures long term stability. A switch select- 
able, delay time control is included that incorporates no 
fixed internal delay and can be used to delay the start of 
analysis for up to 99,990 channels. A variable dead time, 
and memory capacity switch completes the complement 
of controls. 
Start Input 
Pulse Requirements 
Amplitude: 2 to 20 volts. 
Polarity: Positive. 
Rise Time: 
I 
Noncritical; should be uniform. 
1 Input Impedance - Approximately 2000 ohms. 
Event Input 
Pulse Requirements 
Amplitude: 2 to 20 volts. 
Pnln r ity Positive. 
Rise Time: Noncritical; should be uniform. 
! np~?  !mpedance - Approximately 2000 ohms. 
Stop Input 
Pulse Requirements 
Amplitude: 2 to 20 volts. 
Polarity: Positive. 
Rise Time: Noncritical; should be uniform. 
Input Impedance - Approximately 2000 ohms. 
Input Signal Attenuation 
None required as long as signal returns to less than 
one volt prior to completion of operation. 
32 MHz, crystal-controlled. 
Channel Width (Time Duration) 
Clock Oscillator 
0.25 to 128 microseconds switch selectable in binary 
increments. 
Channel Time Jitter 
- k 164 microsecond. 
Delay Time 
0 to 99,990 channels thumbwheel switch selectable 
in 10 channel increments. 
Fixed Delay 
No fixed delay is incorporated in this unit. Delay 
times are as selected. 
Dead Time 
8, 16 or 32 microseconds, switch selectable. 
Memory Size 
16 to 4,096. Channels switch selectable in binary in- 
crements. 8192 or 16,384 sizes optional. 
Power Requirements 
+ 12 volts D.C. a t  1 ampere. 
-12 volts D.C. at 250 milliamperes. 
8.71” high x 5.36” wide x 9.7” deep (equivalent to 
four standard AEC single width modules). 
Series 2200; 74-01 45 
Series 3300; 74-01 46 
Size 
Part Number 
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